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ACTUATOR INTERFACE DIGITAL INTERFACE UNIT;
ALTERNATES "A" AND "BM
FINAL REPORT
1.0 INTRODUCTION
On April 21, 1971, ECI was contracted to design, fabricate, and test two
alternate versions of an Actuator Interface Unit intended as a user sub-
system of the Space Shuttle Data Bus control system. This unit would be
employed as a controller for hydraulic-coupled air control surfaces and/
or hydraulically controlled steerable engines.
Two alternate versions of the Actuator Interface Unit were conceived by
NASA. Alternate "A" is a dual-failure immune configuration which feeds
a "look-and-switch" dual-failure immune hydraulic system. Alternate "B"
is a single-failure immune configuration which feeds a majority voting
hydraulic system. Both systems communicate with the data bus through
Data Terminals dedicated to each user subsystem. Both operational control
data and configuration control information are processed in and out of the
subsystem via the Data Terminal which yields the Actuator Interface sub-
system, self-managing within its failure immunity capability.
The system designs presented here represents a significant milestone in the
state-of-the-art of control systems hardware, in that the majority voting
and dual-failure immune digital concepts are demonstrated through the
implementation of Complimentary MOS circuitry. Here, the levels of
complexity and design techniques are proven, and the systems are basically
ready to be implemented into an LSI architecture.
2.0 SYSTEMS FUNCTIONAL DESCRIPTIONS
This section of the report deals with the two alternate systems operational
characteristics and their functional design philosophies.
2.1 ALTERNATE "A" FUNCTIONAL DESCRIPTION
Figure 1 is a simplified block diagram of the Alternate "A" system. Two
information input ports are shown as "data word" and "supervisory word"
respectively, which is the command and control output from the bus data
terminal.
The "supervisory word" input is a continuous stream of 20-bit words in
a polar RZ format with the 20th bit missing to establish word syncroniza-
tion. The normal format of this word is all zero's unless a specific command
word is sent. Then, the applicable code is distributed from bit 9 through 16.
Bit 16 carries parity. The supervisory word is also used to provide the basic
clock input to the system. Here, each bit is sensed either as a one or a zero
and ored to provide the clock.
The "data word" is also formated within the 20 bit word structure, but it appears
only when a word is to be entered. No signal exists on this input when there is
no data to be transfered, which is different from the supervisory all-zero
quiescent mode. The data word occupies bits 11 through 19, where bit 19 is
the parity bit. Again, the bit format is polar RZ.
The Status Word output from the Status Monitor is also a 20-bit word in polar
RZ format, which exists only upon request via the supervisory link. Here, a
specific set of information is requested by a supervisory word, and the status
word is released 40 usec later back to the data terminal.
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Both the data and supervisory words are validated as they enter the system.
Both serial and parallel voting is employed as well as parity tests. The out-
put of both of these "validity comparison" functions is such that the data or
command exists on a commoned three-wire bus-such that, at that point, the
bit is immune to any two (or more) failures behind it. The data is fed to both
the servo amplifiers and the mathematical models and this failure immunity
insures that both receive and operate on identical data. The supervisory
outputs are redundantly decoded in addition to the serial and parallel tests.
Each supervisory command, then, exists with dual-failure immunity behind
it also.
Both the Servo Amplifiers and the Mathematical Models process the same
digital word. A digital-to-analog converter is provided for each of three
servo amplifiers, and the outputs of the servos is fed to the hydraulic actua-
tor system. Only one of the servo amplifiers is employed at a time, however,
which is a function of the performance of the amplifier and it's associated
hydraulic loop. This performance is monitored by the mathematical model
section. Here, a digital computation of the hydraulic system's transfer
function is continuously iterated, and the resultant answer is periodically
compared with the actual performance of the actuator. Because of the self-
tests incorporated within the math model, any dis-compare experienced
between the calculated performance and the actual performance of the hydrau-
lic system is accounted for as a failure or deterioration of the hydraulic
system. A built-in "hydraulic redundancy management routine" then tests
and controls the hydraulic loop to be installed to correct for the discompare
error. The self-test mechanisms of the math model are sufficient diagnostics
to deem the math model operational. Should a math model become inoperative,
a back-up model is installed to resume the identical functions of the first.
Similarly, a third unit is available for further backup should the sedond fail.
The hydraulic system configuration is shown in Figure 2. The normal operar
tional loop or prime loop is shown where servo amplifier "A" is "on-line".
The first back-up utilizes servo amplifier "B" by shuttling hydraulic switch
"A". The second back-up utilizes servo amplifier "C" by shuttling hydraulic
switch "D". Hydraulic switch "B" is used to by-pass switch "D", should
switch "D" inadvertantly shuttle and servo amplifier "C" fail. This would
place servo amplifier "A" (or "B") back on line where it was not intentionally
removed because of failure.
2.1.1 Mathematical Model Functional Description
2.1.1.1 Dedicated Processor
2.1.1.1.1 General Description
The space shuttle processor is a bus organized machine built around 256
programmable registers and employing microprogrammed control. The
machine has a minimum of special registers. All data is moved from one
of the 256 possible general registers to a special register. The contents of
the special registers are manipulated and the result is moved back to a
general register. All of the special registers have general register addresses.
This allows direct transfers from one special register to another special register.
The machine executes 16 basic commands with many variations. All commands
are 16 bits in length and are arranged in a single format. The processor pro-









































thereafter become a part of the machine hardware. The program can be
changed by replacing the content of the control storage. The commands
r
control all aspects of the operation of the basic machine and are executed
in a single machine clock cycle.
The eight-bit arithmetic/logic unit performs all manipulations of data
including; addition, logical AND, logical OR, logical exclusive OR, and
one bit left and right shifts. The results of the arithmetical and logic
operations are held in one of the four accumulators (A, B, C, or D). The
outputs of the accumulators can be placed on the Main-bus for transfer to
the Scratch Pad Memory (SPM) or can be routed via an internal bus to the
input of the ALU. Each of the accumulators can be loaded from SPM under
program control without affecting the ALU. It is possible to shift data in
the accumulators from one accumulator to any of the others under program
control. This can be accomplished by utilizing the fact that the carry bit
receives the bit shifted out of an accumulator and can be shifted into another
accumulator. This capability will enhance the machines ability to program
for multiplication and division.
2.1.1.1.2 Main Memory
It is not necessary for the processor to have a main memory in the Space
Shuttle project. However, the processor is designed so that main memory
can be added. All addresses above 9 and below 64-0 are available for special
I/O registers. Any one or more of these addresses could be used for registers
that could be assigned to the main memory for data and address.
2.1.1.1.3 Main-Bus
The main-bus is a bi-directional bus that handles all data flow between the
scratch pad memory, I/O devices and the special ALU registers in the pro-
cessor. The bus functions synchronously with the processor. Data placed
on the Main-bus by an I/O device must do so under control of the processor.
The accumulators in the processor have an independent bus to the ALU. This
allows arithmetic and logic operations to be executed between the accumulators
in one cycle. Literal data contained in the R-Address Register is capable of
being transferred directly to the L-Register on a data path independent of the
Main-bus.
2.1.1.1.4 Control Memory
The control memory can be expanded to 4096 words of control storage.
Instructions from the Control Store Memory (CSM) are loaded into the
instruction execution register in such a way that the next instruction is
waiting to be strobed into the register while the current instruction is being
executed. This is a modified pipeline effect and is particularly helpful when
branching to pages external to the current page. The memory extend register
(RE) is loaded in one cycle. This allows the processor to load RE with a new
page number then execute an instruction to load the instruction counter (RL)
since this instruction was waiting to be executed as described above. This
gives the processor the ability to jump from page to page without the necessity
for maintaining a common instruction in every page.
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2.1.1.1.5 Special Registers
There are 8 special registers in the basic machine. Their descriptions are
as follows:
A, B. C, and D Accumulator Registers - These are designated
RA, RB, RC, and RD (RX) respectively on the system block diagrams,
Figures 2-1 and 2-2. They are each 8-bit registers that serve as operand
registers for most of the operate class commands. All arithmetic
manipulations take place on the contents of one of these accumulators.
Register RD plays a duplicate role. As well as being one of the accu-
mulators, it also serves as the index register (RX).
L-Register - This eight bit counter is used as the lower portion of
the machines program counter. It is designated RL in Figure 2-1. It
contains the control storage address of the next command to be execu-
ted, unless altered by a jump or branch command. This register is
incremented at each clock time when the processor is running, unless
there is a command execution delay imposed.
2.1.1.1.6 Extend Register
.i» " ~ ~ r~ ~ ~ "






Branches can be made on these flag conditions as well as the combination of




































































































































































































































































































































Extend Register is designated RE in Fig. 2-1. The lower four bits of RE are
used to extend the address of the control storage.
2.1.1.1.7 Interrupt Register
The interrupt register is utilized as a holding register for the contents of
the RL register when an interrupt has been initiated. It is designated RI in
Fig. 2-1. When the RI register is stored into the L Register the interrupts are
reenabled if they were disabled by a previous command. The interrupt always
disables further interrupts.
2.1.1.1.8 Register File
The processor can have up to 16K registers by utilizing full 8-bit page registers
to independently reference one of the 256 x 64 word pages. The Scratch Pad (SP)
memory is implemented in such a way that paging is over 64, 8-bit words at a





Loc. 3 Index Register
Loc. 4 Extend Register
Loc. 5 L-Register (Program Counter)
Loc. 6 Page Register 1
Loc. 7 Interrupt Register
Loc 8 Page Register 2
Locs. 9-63 Reserved for I/O Devices
Locs.64-127 Base Page Scratch Pad. It is accessable






Addressing the Scratch Pad memory is accomplished by either directly
addressing the Base Page (Olxxxxxx) or by loading the Scratch Pad Page
Registers with the desired page numbers and using (lOxxxxxx) or (llxxxxxx)
in the ADDRESS bits. This gives the user a 64 word page with the maximum
number of pages being determined by the number of bits in each Page Register.
Utilizing both page registers will allow access to 192 words of scratch pad
memory without reloading the Page registers.
The two 8-bit page registers are multiplexed to allow each to address any of
the 16K words of Scratch Pad memory. The system block diagram (Figure 2-1)
shows the maximum configuration. The basic processor design allows a
great deal of flexibility in register configurations as alternates to those given
here.
The four accumulators give the processor the capability of easy manipulation
between the accumulators as an aid in programming more complex mathemati-
cal functions. It is possible to execute any of the arithmetic functions with
any of the four accumulators.
2.1.1.1.9 Processor Interrupts
The Processor Interrupt is brought into the processor on a single line. The
effect of initiating an interrupt when they have been enabled in the processor
is as follows:
1. The contents of the L-Register are automatically stored in the
INTERRUPT Register.
2. The interrupts are automatically inhibited and the interrupt in
progress flag is set.
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3. An unconditional jump to location 000 is forced.
a. Location 000 must contain an instruction to store
(save) the contents of the EXTend Register.
b. Location 001 must contain an instruction to jump
to the interrupt processing routine.
4. When the interrupt processing is complete, the EXTend
Register contents are restored and the contents of the
INTERRUPT Register are returned to the L Register.
This forces a return to the portion of the program being
executed when the interrupt was received. It also enables
the interrupts.
Setting the interrupt in progress flag allows the processor to test for interrupt
condition. This is necessary due to the RESET function.
RESET is an involuntary function that forces a jump to location 000 of the
processor base page. This is an error condition which will allow the processor
to reinitialize the computer program.
RESET functions in the same manner that normal interrupts do with the ex-
ception that the interrupt in progress flag is not set.
2.1.1.2 Microprogramming Language
Refer to the document "Description of Assembly Language for the Programmable
Controller" in Appendix F.
2.1.1.3 Mathematical Model Solution
14
2.1.1.3.1 General Description
The transfer function which describes the hydraulic actuator in mathematical
terms is shown in Figure 2-3. In order to make a numerical analysis of
this function it was necessary to break the function down into a network of
simple first order transfer functions and apply a state variable analysis to








HYDRAULIC ACTUATOR TRANSFER FUNCTION
FIGURE 2-3
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2.1.1.3.2 State Variable Equations
State variables, X- through X7 were assigned as shown in Figure 2-4. In addi-
tion, other variables (V-, S, Q) were assigned for convenience. The following
state equations were written to describe the system:
= x2
2> X2 =
3) X3 = 1 .[s-vj
4) X. = V.4 4
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The output is given by:
The above equations form a set which can be solved to determine the network
response, /3AC, to inputs £C andAP.
2.1. 1. 3.3 Numerical Solution
Once the equations in section 2 have been formulated they must be solved to
give an output as a function of time. In this case a sample data solution is
desired. That is, the inputs and outputs are sampled and have values only
at discrete time intervals, nT, where 1/T is the sampling rate and n is an
integer. The Runge-Kutta numerical analysis method was selected for finding
a solution which could be implemented on an eight bit computer at low sampling
rates (See Appendix A for the derivation of the Runge-Kutta Method) .
The Runge-Kutta Method is really a family of methods called First Order,
Second Order, etc. , the order representing the number of times the state
equation is solved to obtain one new point in the solution. The Second Order
method was selected because of its simplicity as well as providing a stable
and reasonably accurate solution at a sample rate of 256 HZ.
As interpreted for this problem, the Second Order Runge-Kutta Method consists
of the following. First; estimate a new value of the state vector from the previous
value and the previous derivative.
X (n+1) = X(n) + T X (n)
^Using X (n+1), find X (n+1) from the state equations. Then find the X(n+l) value




The appropriate way to convert the model to fixed point is to first determine
the maximum value which any variable can reach, then place the implicit binary
point in a position just high enough that the number would not overflow. This
was accomplished by evaluating the transfer function on the IBM 1130 using a
16 bit floating point solution. An input step function of 8 degrees to the math
model was used to obtain a solution for all network variables versus time from
which the maximum values for each variable could be determined. The list of
variables and constants with their scaling is shown in Tables 2-1 and 2-2.
2.1.1.3.5 Sampling Rate
Since the processor being used for evaluating the math model does not have a
hardwire multiply instruction, it is desirable to have a sample rate which is
an even power of two. Multiplication by a power of two is merely a shifting
operation which consumes much less computer time than a multiply routine.
8Thus is the reason for choosing 256 HZ (2 ) in lieu of 200 or 250.
2.1.1.3.6 Computer Program
A flow diagram for the computer program is given in Appendix B. The equa-
tions listed include the sampling rate and scaling requirements. An example
of how the scaling was accomplished is shown in Appendix D. Appendix C
contain the computer program listing.
2.1.1.4 Interrupt Processing
The interrupt processing routine processes four types of interrupts with
decreasing priority. The interrupt with highest priority is the power fault




























































































































































































































initializing routine which clears the variable values and loads the constant
values back into memory. The second interrupt, "Reset", has equal priority
with power fault and causes the same actions to take place. However, this is
a manual operation initiated by the operator by depressing the "Reset" button
on the maintenance Panel.
The third level interrupt is parity. Processing is interrupted when a parity
failure occurs. The interrupt routine checks to see if this failure occured
three times in sucession. If not, control is returned to the main program at
a point nearest the point at which the error occured and at which no error will
occur in the math calculations. Otherwise, the computer will be halted pre-
venting the flag "Computer Good" from being set indicating that the computer
has failed.
The fourth level interrupt is caused by the real time clock which occurs 256
times per second. This indicates the time at which another output value is
to be calculated.
2.1.1.5 Transfer Function Processing
The method used to model and calculate the transfer function versus time has
already been discussed in detail in paragraphs 1 thru 5. The flow chart for
this portion of the program is shown in Appendix B, pages B2 thru B4.
2.1.1.6 Comparison Routine
When the processor is first turned on or when a reset or power fault interrupt
is caused, a time-out counter is initialized. This counter is sampled and
22
incremented on every iteration. When the value reaches zero, the first
comparison between the math model solution and the actual hydraulic
actuator output is allowed to take place. The reason for this delay is to
allow time for the math model and hydraulic actuator system to come in
sync. Once this occurs, a comparison is made on every sample. The
maximum difference allowed is . 3 volt. Five consecutive failures must
occur before the management routine takes over causing hydraulic valve
switches to shuttle and servos deactivated.
2.1.1.7 Hydraulic Management
2.1.1.7.1 General Description
When the math model fails to compare favorably with the hydraulic actuator
output, the management routine is entered. First, flags set by the hardware
are checked to determine the status of the servo-amplifiers and hydraulic
valve switches. From this information the computer management routine
can determine what action must be taken in order to get a good system back
on line. The management routine will set flags which will tell the hardware
what servos must be taken off line, switches that must be shuttled, and which
servo will be placed on line.
2.1.1.7.2 Detail Description
The flow chart for the hydraulic management routine is shown in Figure 2-5.
Reference should also be made to the Figure showing the hydraulic valve
switch configuration (Figure 2). In explaining the management flow
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diagram, a particular failure will be assumed and the required solution
will be listed. Then the steps taken by the computer program will be listed.
Condition 1 -
Given: Servo-A has failed.
Solution: Disable Servo-A.
Shuttle SW-A placing Servo-B on line.
Step -
1. Check status of SW-A. SW-A has not shuttled.
2. Check status of SW-D. SW-D has not shuttled.
3. Set flag to disable Servo-A.
4. Check to see if Servo-B is good.
5. If Servo-B is valid, exit from management routine and
allow time for SW-A to shuttle before comparison takes
place again. Next entry point to management routine will
be point of exit.
Condition 2 - (Failure occurs in addition to Condition 1)
Given: Servo-A has been disabled.
SW-A did not shuttle after being commanded.
Solution: Shuttle SW-D placing Servo-C on line.
Step -
1. Check status of SW-A. SW-A did not shuttle.
2. Check to see if Servo-C is good.
3. If Servo-C is valid, set flag to shuttle SW-D.
4. Exit from management routine and allow time for SW-D
to shuttle before comparison takes place again.
Condition 3 -
Given: Switch D has shuttled.
Solution: Disable Servo-C.
Shuttle SW-C.
Shuttle SW-B placing Servo-A on line.
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Step -
1. Check status of SW-A. SW-A has not shuttled.
2. Check status of SW-D. SW-D has shuttled.
3. Set flag to disable Servo-C.
4. Set flag to shuttle Switch C.
5. Check to see if Servo-A is good. Servo-A is valid
6. Set flag to shuttle SW-B.
7. Exit from management routine and allow time for
switch B to shuttle before comparison takes place
again.
Condition 4 - (Failure occurs in addition to Condition 3)




Shuttle SW-A placing Servo-B on line.
Step -
1. Check status of SW-B. SW-B has shuttled.
2. Check status of SW-A. SW-A has not shuttled.
3. Check status of SW-D. SW-D has shuttled.
4. Set flag to disable Servo-C.
5. Set flag to disable SW-C.
6. Check to see if Servo-A is good. Servo-A is not valid.
7. Set flag to disable Servo-A.
8. Check to see if Servo-B is good. Servo-B is valid.
9. Set flag to shuttle SW-A.
10. Exit from management routine and allow time for SW-A
to shuttle before comparison takes place again.
26
Condition 5 -
Given: SW-A has shuttled
Solution: Disable Servo-B
Shuttle SW-D placing Servo-C on line.
Step-
1. Check status of SW-A. SW-A has shuttled
2. Check status of SW-D. SW-D has not shuttled
3. Set flag to disable Servo-B
4. Check to see if Servo-C is good. Servo-C is valid.
5. Set flag to shuttle switch D.
6. Exit from management routine and allow time for SW-D
to shuttle before next comparison takes place.
Condition 6 -





1. Check status of SW-A. SW-A has shuttled.
2. Check status of SW-D. SW-D has shuttled.
3. Set flag to disable Servo-C.
4. Set Hag to disable SW-C.
5. Check to see if Servo B is good. Servo-B is valid.
6. Set nag to shuttle SW-A.
7. Set flag to shuttle SW-B placing Servo-B on line.
8. Exit from management routine and allow time for SW-B
to shuttle before next comparison takes places. •
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2.1.1.8 Diagnostic Processing
The diagnostic routine is a computer self-test operation which ensures that
the computer is performing all its functions properly.
Bit 4 in I/O word 9 is set every time the diagnostic routine is executed success-
fully. This tells the hardware that the computer is operational. If this bit is
not set, the computer will be disabled. This flag bit will be reset during the
following iteration sample.
All the instructions in the computer repertoire are executed and the results are
compared with known values. If an instruction fails to execute properly, a bad
comparison will result and the computer will halt thus preventing bit 4 in word 9
being set.
In addition, the condition flags are checked-out and the four accumulators are
checked to make sure that they perform all arithematic operations and that every
bit in the register changes state.
2.1.1.9 Maintenance Panel
2.1.1.9.1 Purpose of Maintenance Panel
The maintenance panel provides complete control and display facilities. It is
primarily used for computer maintenance and system checkout and is not part
of the real and final configuration. The panel provides for display and control
of the following features:
Loading of the paper-tape computer program.
Display of the Unibus data
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Display of output of control memory
Display of the control memory address
Display of the unibus address
Parity fail lights
Reset switch for initializing the computer program
Allows single step operation
Provides means of disabling Real Time Clock
Provides for single instruction operation from panel
2.1.1.9.2 Detailed Explanation of Maintenance Panel Switches
RUN
This momentary switch places the computer in the run mode causing
it to execute microcommands.
STEP
When this switch is up, the computer executes one cycle when the
RUN button is depressed.
RESET DISABLE
This switch prevents a computer reset from taking place.
RESET
This momentary switch generates a reset from the maintenance
panel.
SENS 1, SENS 2
When one or both of these switches are up, program control can be
altered by testing for this condition.
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CSU PANEL
When this switch is up, the computer takes its next instruction from
the control storage unit. When the switch is down, the computer takes
its next instruction from the maintenance panel.
INPUT PROGRAM AND DISPLAY
When the CSU PANEL switch is down, an instruction can be entered by
depressing the appropriate switches.
CLEAR
This switch clears INPUT PROGRAM AND DISPLAY.
OUTPUT
When this switch is up (CSU), the instruction to be executed is displayed
on the OUTPUT DISPLAY.
When the switch is down (OP CODE & MODIFIER), the operation code
and modifiers of the instruction just executed are displayed in the
first eight bits of the OUTPUT DISPLAY. The last eight bits display
the unibus data.
REAL TIME INTERRUPT
When thi s switch is up, the real time interrupt (Real time clock) is
inhibited.
PARITY RESET
This momentary push button resets all the parity fail lights.
PI
This light displays any parity fail detected on the Unibus.
P2
This light displays any parity fail detected on the upper half of the output
from the control storage unit.
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P3
This light displays any parity fail detected on the lower half of the out-
put from the control storage unit.
CONTROL STORAGE UNIT ADDRESS
A twelve bit display indicating the control storage unit address.
BUS ADDRESS
An eight bit display indicating the address on the unibus.
OUTPUT DISPLAY
This readout displays eit her the output from the control storage unit
or the operation code and modifiers of the last executed instruction
and the data on the Unibus.
COMPUTER CONTROL (Rotary Switch)
AUTO - Allows automatic read in of the program punched on
paper tape.
OFF - Computer and paper tape reader in stand-by.
WORD- Allows one complete word to be read in off the paper tape
when the SINGLE push button is depressed.
CHAR - Allows one character to be read in off the paper tape
when the SINGLE push button is depressed.
COMPUTER RUN - Control is switched from the paper tape
reader to the computer.
TAPE SPEED (FAST, SLOW)
Controls the speed at which the paper tape is read into the computer.
ERROR
When an error is detected while loading from paper tape, the ERROR
light will illuminate and the tape reader will stop.
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ERROR-RESET
This momentary switch resets the ERROR light.
2.1.1.9.3 Maintenance Panel Operation
2.1.1.9.3.1 Program Loading
1. Initial Panel Switch Set-up
a) COMPUTER CONTROL (ROTARY SWITCH) - OFF
b) ERROR - IGNORE
c) TAPE SPEED - FAST
d) OUTPUT - CSU
e) SINGLE STEP - UP
f) SENS1 - DOWN
g) SENS2 - DOWN
h) RESET DISABLE - DOWN
i) CSU PANEL - UP
j) REAL TIME INTERRUPT - INHIBIT
2. Load paper tape in paper tape reader. Forward direction is
from right reel to left reel. Be sure the ID information is
past the read head.
3. Throw 110 VAC power toggle switch up. Throw +5 VAC power
toggle switch up.
4. Set Computer Control Switch to SINGLE WORD.
5. Set tape reader power switch to READER-SPOOLER.
6. Depress ERROR RESET and SINGLE WORD. Tape will load to
beginning of tape (BOT).
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7. Set ERROR switch to STOP and Computer Control to AUTO.
Program will load in until the end of tape code is reached.
8. Turn off tape reader and set the Computer Control Switch to
COMPUTER RUN.
NOTE: If an error occurs during tape load, the ERROR light will
come on and the tape reader will stop. Rewind tape and repeat
steps 1-8.
2.1.1.9.3.2 Executing Instructions from Maintenance Panel
1. Initial Panel Switch Set-up
a) COMPUTER CONTROL - COMPUTER RUN
b) OUTPUT - OP CODE & MODIFIER
c) SINGLE STEP - UP
d) SENS1 - DOWN
e) SENS2 - DOWN
f) RESET DISABLE - DOWN
g) CSU PANEL - DOWN
h) REAL TIME INTERRUPT - INHIBIT
2. Depress CLEAR.
3. Enter instruction by depressing Input Program switches.
Input Program Display will show instruction to be executed.
4. Depress RUN. The first 8 bits of the Output Display will show
the op code and modifiers of the instruction just executed. The
data on the BUS is shown in the last 8 bits of the Output Display.
The memory address accessed is indicated by the BUS Address
Display.
5. Repeat steps 2-4 for additional instructions.
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6. Examples
a) Examine contents of RB (B accumulator)
1) Clear input program display.
2) Enter 8101 (1000 0001 0000 0001). This instruction
loads RB into RB.
3) Depress RUN.
4) Read contents of RB from 2nd half of output display.
b) Examine contents of location 27 (1B1C)ID
1) Clear display.
2) Enter 90 IB (1000 0000 0001 1011). This instruction
loads contents of location 27 into the A accumulator.
3) Depress RUN.
4) Reads contents of 27 from output display.
c) Jump to control memory location 54., „.
1) Clear Display.
2) Enter E054.
3) Depress RUN twice. Two program cycles are required
for a jump instruction.
4) Control Storage Address lights will show 54.,,.
5) To display the instruction at location 54lg, throw
CSU PANEL switch to UP position and OUTPUT switch
to CSU. The instruction in control memory location 56
will be displayed on the Output Display.
2.1.1. 9..3.3 Program Execution
1. Initial Panel Switch Set-up
a) COMPUTER CONTROL - COMPUTER RUN
b) SINGLE STEP - UP
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c) SENS1 - DOWN
d) SENS2 - DOWN
e) RESET DISABLE - DOWN
f) CSU PANEL - UP
g) REAL TIME INTERRUPT - INHIBIT
2. Depress PARITY RESET
3. Toggle SINGLE STEP to DOWN position.
4. Toggle REAL TIME INTERRUPT to DOWN position.
5. Depress RESET.
6. Depress RUN.
NOTE: Before resetting TEST PANEL while real time program
is running, depress RESET on the Maintenance Panel.
2.1.1.9.3.4 Stop Program Execution
1. Toggle REAL TIME INTERRUPT to INHIBIT
Program stops at end of iteration.
2. Toggle SINGLE STEP to UP position.
3. Contents of memory can now be examined.
2.1.1.10 Paper Tape Generation
The source program written using the minicomputer assembly language is
first assembled on the NCR 200 computer which produces a listing of the
source program along with the machine code in hexadecimal. An object
deck is also punched. The CSU page information is punched in columns 1 and 2;
the page displacement is punched in columns 5 and 6 and the instruction code is
punched in columns 11 thru 14.
35
A fortran program was written for the IBM 1130 which reads the object deck
and converts the hexadecimal data to paper tape code. A copy of this program
is listed in Appendix E along with the card placement for running the program.
Paper Tape Format
Each tape word is made up of ten characters. The first character is a start
code indicating the beginning of the word. The next four characters are the
control storage unit address giving the location where the instruction is to be
loaded. Characters 6 through 9 contain the instruction code and the last charac-
ter is an end code indicating the end of the word. Figure2-6shows a diagram
of the tape format.
2.1.2 Simplex Functions
In an effort to reduce complexity and costs in Alternate "A", certain functions
were reduced to a simplex format. This was done because their reduncant
design formats were proven operational both in Alternate "B" and in the APS/DIU
Breadboard, a concurrent contract. The functions that were reduced to simplex
were:
(1) Input Data Validity Comparison
(2) Input Sup ervisory Validity Comparison
(3) Status Monitor
(4) Mathematical Models
Items (1) through (3) involved an extensive use of CMOS with considerable
complexity in the discrete architecture. These circuits were configured to
be eventually implemented in LSI, which was the cause for their complexity.
The designs were proven to be operational, as mentioned, so further duplica-
tion is unnecessary. Item (4) was also fabricated simplex because of the TTL
































































































a hole in the tape represents a "1"
P is the parity bit and parity is odd
S is the start bit
E is the end bit




requirements where CMOS would perform in the LSI configuration, but not in
the discrete and large wire-wrap configuration. Now, three TTL math models,
each operating identically, would demand more space and power than is necessary
to prove the system concept. The significant difference between the triplex
scheme and the simplex scheme is that hardware which would have to be incorpora-
ted to "power-down" and "power-up" the backup processors as failures occured,
detected by self diagnostics. The technique for doing this was proven is a similar
set of circuits designed for the APS/DIU Firing logic.
2.1.3 Redundant Functions
The circuit functions that remained redundant in order to prove the feasibility
of the "look and switch" concept is the servo amplifiers and associated circuits.
Here, each servo amplifier is fed to a different valve in the hydraulic system,
and the on-line servo is selected by the management routine of the math model
processor.
Each servo amplifier has associated with it circuitry which tests the validity of
the amplifier. The output of the servo amplifier is fed to an A/D converter, and
the digital word is compared to the input word with an 8-bit ±2 bit comparator.
Should the servo amplifier deteriorate outside of the 2 bit boundary assigned, its
power is interrupted to take it out of the system. This technique is in addition
to the tests run by the math model processor to validate the system.
2.2 Alternate "B" Functional Description
Figure 3. is a simplified block diagram of the Alternate "B" system. As with
Alternate "A", there are two information input ports from the Data Terminal:
data word and supervisory word; both of which are formulated within a 20-bit
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Polar RZ word frame. Both inputs are, in fact, four-pair inputs all intended
to carry identical information (four pair for data and four pair for supervisory).
The validity comparison functions perform both serial and parallel voting such
that the output information available is immune to any two failures behind it.
It is not required that the circuitry or the Alternate "B" system be dual-failure
immune. It is, in fact, a majority-voting system which majority votes two-out-
of-three and, hence, is single failure immune. However, because the validity
comparison circuitry and the status monitoring circuitry was designed to be
implemented in LSI, there is no cost penalty to include these same designs in
Alternate "B" even with the additional redundancy. Therefore, these designs
were carried over from Alternate "A" and implemented in"B".
The data outputted from the Input Data Validity Comparison function is fed to
three seperate D/A converters which drive three servo amplifiers. All three
amplifiers are on-line in that they feed the majority-voting hydraulic actuator.
A failed amplifier will be powered down if its output differs in value from the
digital input by more than ±2 bits. Here, for each amplifier, an A/D converter
digitizes the servo amplifier output and this value is compared to the input word.
The commands decoded by the Input Supervisory Validity Comparator are used
to control the system configuration as well as extract status information from
the Status Monitor, For example, any or all of the servos can be enabled or disabled
by command. Or, the status of their operation can be confirmed.
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To verify the operational status of the complete system, a Test Sequencer
is provided to respond to a supervisory "self-test" command. During this
operation, the system ignores any input commands or data until the self-
test is completed. Each function of the system is stimulated with appropriate
built-in generators, while the redundant sections are inhibited in sequence.
The resultant performance is recorded and encoded within a 20-bit status
word which is sent to the data terminal at the end of the test. This word
reveals the operational status of all of the functions that may not otherwise
be noticeable in the normal operation of the system.
2.3 Test Set Functional Description
Figure ^  is a simplified block diagram of the Test Set designed to interface
with both the Actuator Interface Units, Alternates "A" and "B" and the APS/
DIU breadboard delivered under a seperate contract.
The Test Set design and operational philosophy is oriented such that it replace s
the Data Terminal which is the normal interface between the subsystem and the data
bus system. Input words can be manually or automatically generated and displayed
as they are sent to the subsystem. Further, the status words requested and
generated by the subsystem can be displayed. The discrete outputs of the sub-
system such as servo amplifier outputs, and hydraulic switch status and commands
are displayed to represent the termination of the subsystem.
Figure^'Us a photograph of the Test Set front panel. Starting at the bottom of
the picture, there is a section labeled "MANUAL SUPERVISORY WORD". This
section includes the toggles controlling bits 9 through 16 where the 16th bit is
labeled "PARITY' either "ODD" or "EVEN". A set of display lamps above the
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going out on the supervisory bus (or the last word that went out) depending
on the state of the toggle to the right of the "MANUAL SUPERVISORY WORD"
section. This toggle is labeled "CONT WORD," "OFF," and "SINGLE WORD".
In the "CONT WORD" position, the selected word is outputted within each
successive word frame. In the "OFF" position, all zero's is sent and in the
"SINGLE WORD" position, one word is sent for each depression of the switch
into the momentary position. . . on the left side, a toggle is labeled "ENGINE
ON-OFF; MANUAL COMMAND" with a pair of binding posts further to the left
of the switch. "MANUAL COMMAND" permits the operations just discussed.
That is, selecting and sending a word. "ENGINE ON-OFF" is strictly an APS/
DIU function where the auxiliary propulsion engines are pulsed automatically.
Here, a square wave generator is fed into the binding posts and the appropriate
supervisory command is formulated and sent with each leading edge.
The top half of the bottom panel is the MANUAL DATA WORD with toggle bit
selection and bit display similar to the supervisory section. Again, the display
illustrates the words going out (CONT WORD) or it illustrates the last word out
(SINGLE WORD). With no appropriate word being transmitted, no information
goes out at all. This is different from the supervisory section where no word
is an all zero condition. All zero's in data corresponds to a maximum negative
excursion of the actuator and is, in fact, a legitimate data word.
To the left of the MANUAL DATA WORD section is a toggle labeled MANUAL
COMMAND, ACTUATOR ANALOG DATA. MANUAL COMMAND permits manual
selection of data as discussed. The ACTUATOR ANALOG DATA position permits
inputting a waveform generator on the adjacent binding posts and automatically
updating the continuous data word in accordance with the analog input. An A/D
converter digitizes the input and the output data word is updated within every
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20usec word frame. Care must be exercised on this input to keep its limits
within ±5 volts. Values greater than 5 volts will cause the A/D converter to
overflow and the resultant data sent out will be grossly distorted.
The bottom of the top panel contains the status monitor display labeled as
STATUS WORD. All 19 bits are displayed and labeled. A four position
selector switch is provided such that the status word may be selected from
any one of the four lines outputted from the subsystem. The CLEAR button
clears out the display. And, the STATUS WORD ACCEPTED lamp indicates
that a complete word has just entered the status display. This lamp is neces-
sary for the confidence of knowing that all-zero word has, in fact, arrived or
that the displayed bits are truly in the correct position.
The four lamps below the meters display the activity of the hydraulic switches
employed in the hydraulic system for Alternate "A". Supposedly these switches
can only be shuttled once. The test set internal relays are, therefore, in a
latching configuration. A reset switch is provided to normalize the hydraulic
configuration and is labeled as HYDRAULIC RESET. Additional toggles are
provided to simulate failures of these switches. These toggles actually alter
the state of the status contacts that is monitored by Alternate "A". And, the
switches appear to have operated NORMAL, FAILED OPEN or FAILED CLOSED.
The meters are included as simple monitors and are not intended to be accurate
or calibrated readings of the servo amplifier outputs. Pin jacks are provided
below the meters for accurate readings of the servo amplifier outputs.
The three sets of lamps, binding posts and toggles to the right of the top panel
are the output controls and displays of the APS/DIU breadboard and they are not
used in the A.I. function.
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2.3.1 Test Set System Operation
2.3.1.1 Timing Logic
Figure 5 is the schematic of the AIU/DIU Test Set Timing Logic. This logic
formulates the basic word format for the supervisory words and the data words.
The 74161's at locations C4 and X4 yield the basic 20 bit frame count. Gate E4,
pin 6 provides the supervisory clock which is 20 bits with the 20th bit missing.
One-shot D4 inhibits the 20th bit and provides a trigger for the counter reset.
Gate E4, pin 8, provides the data clock for bits 11 through 19 when required
and as controlled by latch B3, pins 8 and 11. Bit count decoding is by gates
B4 and A4. The remaining logic provides the timing and control for the data
generator and supervisory generator to recirculate their generated words prior
to storage and display. Recirculating insures that the word displayed is, in
fact, the word that was transmitted to the subsystem.
2.3.1.2 Supervisory Word Generator
Figure 6 describes the logic to generate the supervisory word. The manual
program is entered with the toggles on the left and their outputs are fed to
a multiplexer section. The alternate word that is also fed to the multiplexer
is the "engine on-off" automatic command which is derived from an external
square wave and used for the APS/DIU. The supervisory word selected is
loaded into the 9300 shift register and shifted out to the polar RZ driver, 75325
according to the timing logic control. The LM106 provides the line detection
to re-enter the information to the shift register prior to loading into the display
storage 7475's. It can be seen that the identical informatfon is outputted to the




2.3.1.3 Data Word Generator
Figure 7 is the logic for the Data Word Generator. The configuration here
is similar to the supervisory word generator in that the programmed data
word is generated by the toggle positions illustrated to the left of the sche-
matic. The switches are fed to a multiplexer that selects either the manual
word or the word generated by the internal A/D converter. The selected
word is then loaded into the shift register for shifting out through the polar
RZ modulator to the subsystem bus. Recirculation and storage loading
operates similarly here also.
2.3.1.4 Clock Generator and A/D Converter
This function, illustrated in Figure 8, provides the total system 1 MHz clock
utilizing a crystal. The A/D converter portion is used to convert any ±5V
analog input into an 8 bit word updated every 20 usec. The converter is a
tracking type where an up/down counter controls an Aimdac D/A converter
in the feedback loop.
2.3.1.5 Display Panel Status Monitor
This section receives and displays the status word received from the sub-
system. Figure 9 illustrates the line selector, bit counter, shift register
and storage register used to recognize the status word. The bit counter
insures that a complete word has been received prior to updating the dis-
play. A lamp, L27, is provided to indicate that a new word has been re-
ceived in the event that the word is an all-zero word. The shift register,
storage register and display drivers is a straight-forward design imple-
mentation.
49
oo o o 6/0 oTo 6
=9 s? ?9 ?9










2.3.1.6 Display Panel Switch Logic
Figure 10 is divided up into two basic sections; the right half illustrates
the relay logic required for the APS/DIU firing and emergency overide
valve switch controls and display and the left half illustrates the relay
logic required to simulate the Alternate "A" hydraulic system switches
and display. The left half will be discussed here.
The basic function of this switch complex is to duplicate as near as possible
the response of the hydraulic system to a configuration command. Relays
were employed because of their inherent switching delay - an approxima-
tion of the delay experienced in shuttling a hydraulic switch. The switch .
complex provides the following:
(1) Isolation between the switch drivers in the subsystem and
the test set power and ground system
(2) A lamp load for each switch driver
(3) A latching characteristic for each switch that has to
be manually reset
(4) Signal path isolation and continuity as would be accomplished
in the hydraulic system
(5) Isolated status contacts for feed back to the subsystem with
failure mode control
The relays XI, X4, X3, and X2 represent the load coils for switches A, B,
C and D in that order. A 28 ohm resistor is across each relay coil to draw
the lamp load required. Because these switches are pulsed, the driven relays
have normally open contact which are used to close other relays which are
&
configured to be self latching. These, in turn, control relays that provide
the status contacts and the signal path from the appropriate servo amplifiers
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to the math model. It can be seen that the servo's are selected according
to the states of relays C2, Dl, E3 and D4. These contacts simulate the
hydraulic path described in section 2.1.1 of this report. The result is that
a valid servo amplifier output is connected to the analog math model which,
in itself, simulates the actuator command response.
2.3.1.7 Actuator Analog Math Model
Figure 11 details the hardware required to implement the analog math model.
The input to the model is the output of a servo selected by the relay complex
just discussed. The outputs of the model represent the actuator position and
a delta pressure across the actuator spool. With proper operation, the delta P
is zero and always near zero during the transient states.
The analog model utilizes Signetics NE5556 operational amplifiers throughout.
Figure 12 is a block diagram describing the transfer function that is imple-
mented in this circuit.
2.3.2 Operational Considerations
Table 2.3 is a listing of the code formats for the supervisory words used to
control both Alternate "A" and Alternate "B" Actuator Interface Units.
The normal use of these codes is that they be programmed while the word
control toggle is in the "OFF" position. If it is left in the CONT WORD position,
unwanted commands will be issued as the desired word is selected. Consequently,
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ACTUATOR INTERFACE UNIT (S) SUPERVISORY COMMANDS
ALTERNATE "A"

























































































































Inhibit Servo Amplifier "A"
Inhibit Servo Amplifier "B"
Inhibit Servo Amplifier "C"
Use Model "A" only
Use Model "B" only (these functions deleted)
Use Model "C" only
(spare)
Command Hydraulic Loop 2
Command Hydraulic Loop 3
(spare)
Reset Overide (Alternate "A")
Rqst Test Pattern 1-19: (10001000 10001000100)
Rqst Servo Valve 1 current;Input to Servo's
MSB-2-0 LSB; MSB 10-17 LSB respectively
Rqst Servo Valve 2 current; pressure mon 1
MSB 2-9 LSB; MSB 10-17 LSB respectively
Rqst Servo Valve 3 current; position mon 1
MSB 2-9 LSB; MSB 10-17 LSB respectively
Pressure monitor 2; Position monitor 2
MSB 2-9 LSB; MSB 10-17 LSB respectively
Pressure monitor 3; Position monitor 3








































































Inhibit Servo A (vote B & C)
Inhibit Servo B (vote A & C)
Inhibit Servo C (vote A & B)
Reset Override (Alternate "B")
Rqst Test Pattern 1-19: (1000100010001000100)
Rqst Servo Valve 1 current; Position mon 1
MSB 2-9 LSB; MSB 10-17 LSB respectively
Rqst Servo Valve 2 current; Position mon 2
MSB 2-9 LSB; MSB 10-17 LSB respectively
Rqst Servo Valve 3 current; Input to Servos
MSB 2-9 LSB; MSB 10-17 LSB respectively
Rqst Status Power Control Servos A, B & C
Bits 2, 3 and 4 respectively; Position mon 3
MSB 10-17 LSB respectively
Exercise pre-programmed self-test and report
results
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Although the Actuator Interface Test Set is not configured to operate both
Alternates "A" and "B" simultaneously, it can be seen that the coding of
the supervisory words is not common to both units. A bussed breadboard
configuration could be constructed to common the two units.
3.0 SYSTEMS ELECTRICAL DESIGN
Figure A in the appendix of this .report is the Systems Block Diagram of
Alternate "A". Figures B thru F comprise the Systems Block Diagram
of Alternate "B". The designs discussed in this section will be of the
modular circuit functions employed in these block diagrams. In some cases,
the functional modules are employed in both systems such as the servo ampli-
fiers. They will be discussed only once.
The physical architectures of these breadboarded systems was oriented to
yield the maximum in flexibility, modularity and ease of investigation and
testing. Circuit functions were cropped and constructed on cards of the type
shown in Figure 1<M . The coordinate system assigned to these cards is shown
with the basic I. C. layout "A" through "E" and "1" through "4". The "X"
coordinates were used only if the board required the additional complexity.
The boards selected yielded sufficient flexibility for installing discrete
components as well as I. C. sockets with wire wrap. Each circuit card
is assigned a card number for identification against the block diagram and
it is assigned a rack coordinate number to identify its location within the
system rack. Card extenders are provided with the system such that the
cards may be operated external to the framework and tested individually.
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is a rather fragile configuration.
Some cards have auxiliary connectors added adjacent to the main board
connector with a mating card cage connector in the system. The purpose
of these auxiliary connectors is to add in/out capability to the card. All
connector pin assignments and device pin assignments are on the module
schematics. Although the I. C. sockets are all 16 pin sockets, 14 pin
devices may be installed. In this case, pins 8 and 9 are ignored for the
16 pin count and the assignment is aligned as if the socket is a 14 pin socket,,
3.1 Alternate "A" Circuit Modules
3.1.1 Line Receiver; Clock & Data Bit Counter/Module No. 148; LOG Bl
This module accepts both the supervisory words and data words from the
data terminal or Test Set busses. Because the Alternate "A" system was
reduced to simplex as discussed previously, the circuitry of this module
is not redundant. See Figure V3 .
The differential input lines are terminated in 75 ohms and the signal is
isolated by a transformer and coupled into transistor data recovery circuits.
The system clock is derived from the supervisory input and it is used to
clock both the supervisory and data words into the system. A retriggerable
one-shot configuration located at C4 detects the missing 20th bit and generates
an end-of-word pulse used for leading the accumulated information. This
same EOW pulse is shaped and used as a clock source for the A/D conver-
ters within the system.
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In the data section, a counter is provided to verify that the proper number
of data bits has been received (nine; 8 data plus parity) before permitting
the accumulated data to be stored. A serial parity checker at D4 verifies
proper parity also before the data can be stored.
3.1.2 One's Supervisory Serial & Storage Registers/Module No. 6; LOG B2
The recovered data from module no. 148 is fed to the One's Supervisory
Serial and Storage Registers Module for storage and parallel out-putting
to the command decoder. The data inputs on pin 2 and is buffered by gates
A3. The diode inputs at pins 19 and 20 are for simulated data generated by
the Test Sequencer employed in Alternate "B" only. The supervisory word
serially shifts into two shift registers B4 and Bl respectively and is loaded
into the CD4013 storage elements at the EOW time. See Figure 14.
3..1.3 Supervisory Decoder & Parity Checker/Module No. 11; LOG B3
The stored supervisory word is entered into this module in parallel and
is decoded by the BCD-to-Decimal decoders Cl and C2 and the accompany-
ing gate logic (See Figure 15 ). In addition, the parity of the word is verified
by a straight forward exclusive-or parity tree and valid parity permits the
command to be decoded. This method of parity checking is more compli-
cated than a serial check done on the incoming word. However, it checks
the validity of the word in storage which verifies the performance of addi-
tional hardware as well as the word itself.





3.1.4 Data Serial & Storage Registers/Module No. 105; Location Al
The data recovered from board number 148 is fed to this module for
loading and storage. Only the applicable 8 bits of the data word length
are stored. The data inputs on pin 8 and is buffered by gates El. The
diode inputs on pins 7 and 9 are for Test Sequencer inputs used in
Alternate "B" only. See Figure 16.
3.1.5 Servo Amplifier; A/D and D/A Converters/Module No. 29;
Locations A3, A6, and A9
Figure 17 details the hardware for this module. Devices D3 and D4 make
up the D/A converter which excepts the input data and converts it to the
analog equivalent which is fed to the servo amplifier. The servo amplifier
is comprised of devices C4 and C3 and the discrete transistors employed
for current gain. This is a straight forward design which is a modification
of an original MSFC design. A detailed discussion and applicable data is
included in the appendix of this report.
A non-inverting amplifier with a gain of five amplifies the signal at the
servo feed-back resistor which is located at C3. This analog signal is then
digitized to 8 bits by the A/D converter detailed in the lower half of the
schematic. The word derived is out-putted to an 8 bit comparator for
comparison against the input digital word. As can be seen, common refer-
ence voltages are derived for use by the D/A and A/D converters. The A/D
converter is comprised of a comparator, (LM111; Bl) an up/down counter
(CD4029's at Dl and El) and a D/A converter (AIMDAC1000 at C2). To
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track the incoming analog signal, the counter is made to count in the direction
that will generate a D/A voltage equal to the incoming voltage. Once that point
has been reached, the A/D will alternate between the up count and the down
count which will alternate the ninth least-significant-bit up and down in value.
Of these nine bits, only eight are used for the conversion output. This technique
insures stability of the output data.
3,1.6 Eight-Bit Comparator ±2 Bits/Module No. 58; Locations A2, A5 & A8
The purpose of this module is to ascertain whether or not the servo amplifier
and the accompanying A/D and D/A converters are performing within the 2-bit
tolerance. The 8-Bit Comparator, illustrated in Figure 18, compares the
input data word with the digitized servo voltage and outputs a zero for A < B
and A> B and a one for A=B as long as the two words are within ±2bits. Should
they differ by more than two bits at any time, the comparator issues a zero
for A not equal to B and a one for A different from B. In the logic, the three
least significant bits are examined for a numerical difference of two or three
and a comparison of the third LSB. Where the difference between the numbers
is three and the third LSB's agree, a 1 is added to the third LSB of the larger
of the two inputs. Where the difference between the inputs is two and the third
LSB's agree, no alterations are made to either number. Where the difference
between the two inputs is two and the third LSB's disagree, a 1 is added to the
smaller of the two inputs to make the third LSB's agree going into the 54L85
comparator.
f
When the difference between the two LSB pairs is one and the third LSB's
disagree while the second LSB's agree and are both zero, no alterations are




































one, a one is added to both of the third LSB's. The resultant answer in
both of these situations is identical since both number sets differed by three.
The advantage of this circuit is that it is static and it does not require any
clocked operations such as would be needed for an add and shift comparison
scheme.
3.1o7 Power Interrupt Logic/Module No. 60; Locations A4, A7 & A10
This logic, shown in Figure 15, controls the power to the servo amplifier.
If the servo amplifier faults or if any of the mechanisms responsible for
monitoring the failures fault, the servo amplifier is disabled and isolated
by disconnecting the ±30 volts and the ±15 volts.
The automatic disable is retrieved from the 8-bit Comparator and inputs
to pins 6, 7 and 8. .Right at the transient state of detecting an error greater
than two bits, an inhibiting one-shot is triggered such that the power is
inhibited from disconnecting until the servo amplifier is given opportunity
to settle. This type of situation arises when a step-function command suddenly
appears at the data register and the servo amplifier has not yet responded.
Latch E2 memorizes the input commands whether they are automatic as from
the comparator or computer management routine or if they are manual as
issued through the data terminal or test set via the supervisory command
set.
The second half of the one-shot located at D2 provides an inhibiting function
to the turn-off mechanism when the power interrupt is reset. Since the servo
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be experienced from the 8-bit comparator and this turn-off command is
inhibited until the servo can, again, settle down. Four transistors are
employed as switches to interrupt the power lines and the state of the latch
E2 determines the on/off condition of the transistors.
Status is monitored by a divider on the 30 volt interrupted line and is
buffered and sent to both the math model processor and the A. I. Status
Monitor.
3.1.8 Computer Input Logic/Module No. 74; Location C3
This logic set is addressable by the computer and it multiplexes in the selected
data. There are three data words that are selected which are input word,
actuator position and delta pressure. The status word is comprised of the
three servo amplifiers on/off status, cycle test which is the indicator that
the computer is running, parity test of the scratch pad and control memories,
and power fail which is the indicator for a transient power failure in the processor.
See Figure 20 .
The circuitry interfaces the CMOS inputs to the TTL level and the selected
inputs are placed directly on the processor's data memory bus. The processor's
first 16 locations of data memory are dedicated to I/O.
3.1.9 Computer Output Logic/Module No. 75; Location C2
This module decodes the output addresses issued by the computer and stores
the words that are on the data memory bus at the time,, It also decodes the
addresses employed for the input logic and outputs a set of enable lines to the
73

Computer Input Logic module previously discussed. Figure 21 shows this design.
The stored output words contain the calculated actuator position, commands to
shuttle switches "A", "B", "C", and "D" disable commands for servo amplifiers
"A", "B", and "C", and a monitor for the cycle test flag. The information is
stored in devices El, E2, Dl and D2. The logic feeding C4 reduces the data
memory address to four lines for decoding of the enable commands to read or
load the I/O locations. The one-shot at B4 senses the cyclic accessing of location
3 and issues a continuous re-triggered low to indicate that the processor is
running. Should the processor stop its 4ms iterations, the cycle test will
indicate this failure such that the previous calculations are deemed invalid.
The latch at B2 memorizes any power transients that may have occured which
could also have upset the calculation process. The power fail flag also is an
indicator that the previous calculations are invalid. If Alternate "A" had been
assembled in its original redundant configuration, the cycle test, parity and
power fail flags would have been used as part of the diagnostic scheme to verify
that each of the three processors were, in fact, performing normally. The
present use, however, is to reset and re-calculate within the simplex processor.
3.1.10 Computer Clock Generator/Module No. 69; Location Bll
Figure 22 illustrates the hardware required to generate a 2Mhz continuous clock
from the 1 Mhz systems clock that has every 20th pulse missing.
The N562at A2 is a phase locked oscillator that operates at or near 4 Mhz in its
free-run mode. It is phase locked at 4 Mhz to the IMhz input clock by dividing
down the output to 1 Mhz and comparing it to the input clock. The 2 Mhz clock


















This feature eliminates any time correlation problems between the input word
and computer timing.
A set of 7490 decade dividers is used to develop the real-time interrupt.
The real-time interrupt insures that the processor calculates the actuator
position on a real time basis and that it tracks precisely the position movements
of the actuator. The real time interrupt occurs every 4 milliseconds and sets
latch E3. The latch resets by an acknowledge command issued by the processor
which indicates that the interrupt has been accepted and recognized.
An inhibit function is provided to stop the real-time interrupt from occuring
so that the processor program may be examined on a single-step basis from
the maintenance panel.
f
3.1.11 Scratch Pad Memory/Module No. 81; Location C4
This memory is 64 words by 9 bits where each word has 8 bits of data plus one
bit for parity. The input and output of the memory is a single bus that is driven
with a set of tri-state line drivers. Therefore, information is either taken off
of the bus or it is put on to the bus. The terminology is bus oriented also which
means that the "write" function writes data on to the bus from the memory and
the "read" function reads data from the bus. This is not to be confused with the
read/write functions of the individual memory devices where reading extracts
the data in memory and writing places data in memory.
The address bits are inputted on the left of Figure 23 as is the read and write
controls. The address is examined for location number and the first 17 (0-16)




3.1.12 Random Access Control Storage/Module No. 82; Locations C7 & C8
Random Access Control Storage/Module No. 83; Location C9
These modules comprise the complete control storage memory required for the
math model processor,, Random Access Memory is employed to maintain the
flexibility of programming. However, normally, the control storage would be
read-only storage.
Each of the modules of the No. 82 type will store 512 8-bit words and each is
used to store CR and RAD information respectively. Module No. 83 will store
256 8-bit words of CR and 256 8-bit words of RAD yielding a complete total of
768 control storage words which are 16 bits in length. As can be seen, memory
is allocated for parity for each 8-bit section and they are designated as CRP and
RADP respectively. The systems block diagram illustrates the mutual inter-
connects of these three memory cards. Figures 24 and 25 are the schematic
diagrams of Modules 82 and 83 respectively.
The memories are loaded with their instructions via the tape reader and its
associated electronics. And, it has to be re-loaded after power has been
interrupted.
3.1.13 Memory Access Multiplexer/Module No. 73; Location CIO
The purpose of this module, illustrated in Figure 26, is to select the address
controller of the control storage memory. That is, whether the processor or
the tape reader will control the address. This control is a maintenance panel
function* In the "Computer Run" mode, the processor increments the control
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3.1.14 Parity Generator and Check Logic/Module No. 72: Location C6
This module checks the parity of the instruction set and of the data memory *
while it is in use with the processor. The data memory parity section both
reads and writes parity onto the bus depending on the mode of the data memory.
Parity errors are flagged to the processor as a probably failure in the previous
calculations, and a continuous parity error will cause shutdown of the processor.
The schematic is illustrated in Figure 2.7 .
3.1.15 Tape Reader Interface Clock/Module No. 70; Location C12
This logic generates the timing and control for the tape reader and the verifica-
tion of the extracted data as well as verification of the data written into memory.
Gate Bl, device Cl, divider Al along with A2 comprises the basic clock and
increment pulse generator for the tape reader. The speed is alterable between
100 Hz and 20 Hz for a slow and fast read speed. Providing that no error is detected
in the data handling, the clock will be permitted to run as controlled by latch D3.
The remainder of the logic controls the specific number of allowable tape increments
whether it be for one character, a complete word or a continuous run of successive
valid words. See Figure 29.
3.1.16 Tape Reader Interface; Data Acquisition and Verification Logic/Module No. 71;
Location Cll
The paper tape has eight perforable channels where a hole represents a one. The
assignment for the eight channels are, from left to right, parity, start, stop or
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of the tape for a complete word; the first four increments are for data to be stored
at that address.
For each increment of the tape, parity is assigned and checked by device B4,
See Figure 29. When a start bit is sensed, the logic stores the data collected
in the next four increments as a memory address and the following four increments
as memory data. Next, an end bit has to be sensed as well as the increment counts
being correct before the memory is written with the collected data or before the
tape reader is permitted to continue. Once the memory is written, a read cycle
is exercised and the returning data is compared with the source data to insure that
the data has been ntered correctly. Gate A3 Nor's the potential errors just dis-
cussed which are miscount, tape increment parity fail and memory read discompare.
Devices D4, D3, D2, Dl, E4, E3, E2 and El comprise the information shift
register/accumulator which shifts the sequential information from the tape in
four-bit blocks. At the end of a complete memory location/data word, devices
B2 and B3 assign parity to the data 8-bit sections. After writing the memory,
devices C4, C3, C2, Cl and Bl compare the memory read-out with the stored
word in the shift register. Providing no error occurs, the tape reader is then
permitted to increment on through the next character, word, or continuous function
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Note: "M" was assigned as the "memory designator" which would
steer the control either to Control Storage or Data Memory.
The original intent was to store constants in the Data Memory
as part of the control program. This requirement has been
deleted and, therefore, "M" is not used.
3.1.17 Hydraulic Switch Drivers/Module No. 62; Location Cl
This logic, shown in Figure 30, acts upon commands recieved from the math
model or the supervisory decoder. If a switch is commanded to shuttle, the
command triggers a one-shot associated with the switch. Each one-shot issues
a 1 millisecond pulse which is fed to a driver capable of driving the switch with
1 amp at 28VDC.
The 2N2222 and 2N 5781 comprise the 28VDC interface driver. A 2N222 transistor
is employed for system initialization at power-on. Because there is a tendency
of theone-shots to trigger or generally exhibit some instability as the power comes
up to voltage, the 2N2222 common to all drivers acts as an inhibitor until the 28VDC
has stabilized. This is accomplished by charging a capacitor through the base of
the transistor which will hold the transistor on until the 28VDC has nearly reached
its maximum value. As the charging current approaches zero, the transistor will
turn off and the individual current drivers will then be permitted to be controlled
by the logic one-shots. As can be seen in the diagram, the stages are seperated
and isolated by the diodes which clamp the inputs of the drivers during turn-on.
Each of the switches may be commanded individually by the supervisory input or
an operational loop may be commanded by the computer. A computer "reset"
will erase the previous computer command and the test set reset will un-latch the
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3.1.18 Dual Tracking A/D Converter/Module No. 20; Location BIO
v
The purpose of these A/D Converters is to digitize both the actuator position
voltage and the pressure sensor voltage. The design of the A/D converter is
identical to the one employed on the servo amplifier board as a monitor.
Figure 31 again illustrates the hardware except that a dual coordinate system
is assigned for each device. As in the previously discussed converter, the 8
most significant bits are outputted. Bit 9 constantly alternates when the conver-
ter reaches equilibrium and bit 10 of the D/A portion is not used.
3.1.19 Status Monitor Timing and Control/Module No. 61; Location B4
The function of this logic shown in Figure 32 is to establish the proper timing for
retrieving information requested by a supervisory command and generating the
send window 40 microseconds after the request event.
The supervisory commands which are to be answered, input to this logic at the
upper left of the schematic and are buffered and sent to the data multiplexer
selector. Devices Dl and D2 detect that only an add number of requests occured
at any given time. That is, this network will set latch C2 only if one command
was sensed and not if two commands occured simultaneously. (The probability
of three simultaneous commands is remote so actually the logic is considering
the difference between one and two.)
Counter C3 counts the end-of-word pulses and opens a 20 usec gate at the end of
40 usec after the receipt of command. This gate, D3, formulates the Status
Monitor shift clock. The Polar Rz Modulator clock is derived from the status
monitor shift clock but is delayed sufficiently until the data has sucessfully prop-
ogated in the status monitor shift register. Also, each pulse of the clock is
stretched to 500 ns by the network at E4 so that the dat has the proper format out




3.1.20 Status Monitor Data Multiplexer/Module No. 17; Location B6 & B8
The multiplexer selects any one of eight status words where each word is eight
bits wide. The word select control is the supervisory command request and is
labeled as the "WSM inputs to the schematic of Figure 33. It can be seen that this
design is a straight forward multiplexer design with the word selected output to the
lower left of the schematic.
The system employs two of these multiplexers so that the status word returned
contains 16 bits of information. The two halves of the word are converged in
Module No. 114.
3.1.21 Status Monitor Parity Generator; Shift Register; Polar RZ Modulator/
Module No. 114; Location B7.
This logic serializes the multiplexed status word, adds parity and shifts it out
to the data terminal or test set through the Polar RZ Modulator. See Figure 3*t.
Devices Cl and Dl are 8-bit shift registers in which the data is loaded. Devices
El and Bl provide the shift space for the first two fixed bits and the 19th bit which
is parity. The parity is derived from the parity tree formulated by exclusive
Or's D2, C2, B2 and A2. The shift register output is buffered and sent to
device E3 which is a SN55325 core memory driver employed as a Polar RZ
modulator. The load pulse and clock are derived in the.starus monitor timing
and control logic as is the polar RZ clock which inputs to this board.
3..1. 22 Alternate "A" Power Supply/Module No. 64/Location B13
This power supply is a single switching inverter supply which provides the majority




is provided by a seperate supply. This supply utilizes i. c. regulators in five
seperate sections, each with it's own transformer winding. The power supplied
is: 28VDC @2A
15VDC@150ma
-15VDC © 150 ma
30VDC © 250 ma
-30VDC © 250 ma
5VDC © 1A
10VDC © 250 ma
The 5VDC and 10VDC have a common return; the ±15VDC and ±30VDC have a
common return and the 28VDC has a seperate return. See Figure 35". An
important consideration in this supply is that the 10VDC always leads the 5VDC
during the "on" time and that the 10VDC trails the 5VDC during the "off" time.
This is necessary because of the characteristics of the CMOS CD4009 and CD4010.
The output stages of these buffer/interface devices must always be at least 0.5VDC
less than the input stage supply level. If not, the device can get into an avalanche
mode not unlike a four-layer device where the current conduction becomes very
high. This can destroy the interter plus overload the associated supply. Forcing
these supplies to track prevents this possibility. However, it should be noted
that because this system is fabricated in breadboard fashion, it can be easy to
short pins during probe testing. If the 10 VDC was inadvertatly shorted to ground
for a short period of time, ti is likely that the 5VDC did not track this momentary
short. Some of the CD4009's and CD4010's can avalanche and will hold this mode
until the power is cycled off and on. Should the system suddenly cease to operate
normally during probing, this is likely the problem and it can be restored by
cycling the power. Certainly, it can be seen that within a normal architecture
this would not be a problem.
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3.2 Alternate "BM Circuit Modules
3.2.1 Line Receiver/Module No. 48; Locations A3 & B3
The schematic of Figure 3(o details the line receiver employed in both the Input
Data Validity Comparison (IVDC) and Input Supervisory Validity Comparison (SVC)
functions. The schematic shows the hardware used for two out of the four lines
inputting to each section. Each component has a dual coordinate system which
then accounts for the four channels.
Each receiver is like the receiver described for Alternate "A" in that the lines
are terminated in 75 ohms and the data is coupled and isolated by pulse transformers
into a transistor data recovery circuit. However, for each channel, both the ONE'S
and ZERO'S information is stripped off the incoming Polar RZ waveform for
seperate processing. It can be seen that each data recovery transistor can be
inhibited by a parallel transistor. This is a test function to verify the performance
of the line receiver section by section.
3.2.2 Serial Voter/Module No. 4; Locations A5, A6, A8, B5, B6, C5 & C6
Figure 37 illustrates the four-line-in, four-line-out serial voter. The function
of the voter is to output four lines of like data that is immune to any two like
or unlike failures on the input lines. For instance, two input lines could be
shorted to ground, or a particular voltage, or one shorted to ground and another
shorted to a voltage, or one shorted to ground and another could carry an unrela-
ted signal; all of these failures would be discounted by the serial voter and the
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The input lines feed into a set of four majority voters where the outputs of these
voters vote on similar signals two-out-of-three infour different combinations.
The voters outputs then feed a resistive/capacitive network where the voting is
uniquely combined to eliminate DC failures or interfering-signal failures. The
bias networks at the input of the buffer inverters permit recovery of the attenuated
signal levels which, in turn, feed buffer drivers.
3.2.3 Systems Clock Generator/Module No. 19; Location B7
The purpose of this module is to derive the system clock from the input supervisory
serial words. It is fed from the serial voters with four seperate inputs/pairs of
voted "ones"and "zeros." The 1's and O's are Ored at the input and then logically
differentiated to generate a clock pulse of approximately 200ns. Also, from this
Oring circuit, a missing-pulse detector senses the 20th bit frame and generates an
"end-of-word" pulse for loading the collected input information. The EOW is shaped
by a logic differentiator. See FigureSS.
3.2.4 Supervisory Serial and Storage Registers/Modules 6 & 7; Locations Cl,
C2, Dl, D2, C7, C8, Cll and C12
The purpose of these modules is to collect the zero's information and the one's
information that is serially processed out of the serial voters and load it into
parallel storage registers. The outputs of the storage registers, then, is parallel
connected into decoders to decipher the particular commands.
The schematic of Figure 39 shows this hardware which is a straight forward
design. "Zero's" and "one's" are processed through as "highs" for their existence




3.2.5 Supervisory Parity Checker/Module No. 2; Locations C3, D3, C9, and C13
Figure ^o is a schematic of two parity trees each capable of verifying the parity
of either the one's or zero's input depending on which is connected. The tree is
oriented to test for odd parity and it is a straight forward design constructed of CD4030
exclusive-Or gates. (CMOS parity generators/checkers are not available at this
writing).
3.2.6 Alternate MB" Supervisory Decoder/Module 12; Locations C4, D4, CIO, D14
Each module has a "one's" and "zero's" decoder included as illustrated in Figure J\\.
Four BCD-to-Decimal decoders (CD4028) are employed with summing Nand gates
as shown. The decoded aero's and one's are fed from here to the majority-voter
summers which ultimately output eh encoded command.
3.2.7 Single-Bit Majority Voter Summer/Module No. 3; Locations D5, D6, D7, D8,
D9, DIP, Dll. D12, D13, D14, All. A12, A13, A14, Bll, B12, B13 & B14
The logic in Figure -A£ details the hardware required to vote and sum the decoded
commands from the ones and zeros decoders. Two levels of majority voters are
employed each voting a unique combination of two-out-of-three sets of inputs and
then of the voted results. The output summers are stacked 8 wide such that the
resultant output command can survive a minimum of two hard failures of the circuits,
feeding it. Two hard shorts to ground of two output gates, for instance, will tend
to deteriorate the command level only 25% which is well within the switching para-
meters of the circuitry that the command feeds.
A majority voter summer is employed for each command. Although this circuitry
appears highly comples, it is the easiest method of obtaining this level of failure







































Q N ui s
^-olS



















V ct « <JQ U. i ^ * - J? Q. k "1 I- a > x x 2
-. ^
3
L _£ L j:L J
9




















3.2.8 Data Word Serial & Storage Registers/Module No. 5; Locations A9, A10,
B9 & BIO
Two serial registers and two parallel storage registers comprise this logic in
Figure43 to complete this module. Each register processes a one's or a zero's
serial stream of 8 bits of data word. Voting is done on each output bit to vali-
date the data prior to entry to the rest of the system. The design is similar to
the ISVC serial and storage registers in that they are clocked and loaded at the
same time.
The data entry pins, pins 4 and 8, are buffered prior to feeding a diode/resistor
* " . ' • ' •
network and the shift registers. This network permits the forced entry of
simulation words by the test sequencer which overrides any input data that may
be on line at the same time, Pin 11 carries the system clock and Pin 15 is the
load pulse.
3.2.9 Data Bit Counters/Module No. 44; Location A7
The purpose of this logic is to verify that the entering data is of the proper bit
count and that it has proper parity. If not, it will not be loaded into the storage
registers. See Figure 44.
The EOW pulse resets the flip-flops Cl, C2, C3, and C4 and the counters Bl,
B2, B3, and B4 prior to examining an incoming word. The flip-flop toggles
with the occurence of each "one" and has to end in the odd state. The counter
counts the data stream and it has to count 8 data bits plus one parity bit. If
these conditions are true, gates Al, A2, A3, and A4 permit the transmittal of





3.2.10 Servo Amplifier & A/D Converter/Module No. 29; Locations E2, E4 & E6
(Reference paragraph 3.1.5; this module identical for both Alternate "A" and
Alternate "B")
3.2.11 Eight-Bit Comparator ±2 Bits/Module No. 58; Locations #1, E3 and E5
This module is identical to the one described in Para 3.1.6
3.2.12 Power Interrupt/Module No. 46; Locations H2, H3 and H4
(This logic is identical to that described in Para 3.1.7) See FigurenS.
3.2.13 A/D Clocks/Module No. 31 A; Location F8
The function of this module is to the END-OF-WORD pulse that occurs every
20 useconds and convert it to a clock that is usable by the A/D Converters. The
end of word pulse is a narrow pulse used to load the incoming information into
storage once a complete word has been received. This narrow pulse is stretched
to approximately 2 usec in this logic before being sent on to the A/D converters.
So the resultant clock is 50 KHZ with a pulse width of 2 usec. See the logic in
Figure ^fe.
3.2.14 Test Sequencer System
The function of the test sequencer logic set is to respond to the supervisory command
that dictates the unit to "self-test". The test sequencer then iterates through a
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series of tests to verify the performance of redundant hardware and to verify the
operation and linearity of the servo amplifiers.
At the start of the test, the servo amplifiers are locked off and the ISVC and
IDVC sections are inhibited in pairs while forced commands and forced data
are inserted and compared to verify the operational performance of the circuitry
to still provide legitimate information. Next, a "linearity" test is performed on
each servo amplifier individually to verify that the servo amplifiers are perform-
ing within their 2-bit boundaries. Each amplifier is tested seperately so that the
hydraulic system is not effected since it will vote the response of two-out-of-three.
Following this test, the amplifiers are stimulated without entering a digital word
into the data input and their automatic shutdown is recorded. Last, the status
monitor sections are tested and then the encoded results of the complete test is
loaded into the status monitor and reported to the test set or data terminal.
Table 3-2ls a truth table describing these events and it is also the truth table
listing the controls stored in the control memory devices C2 and D2 of module
no. 55.
3.2.14.1 Test Sequencer Control Memory/Module No. 55; Location Fl
The logic of Figure 47 describes this central controller section of the test
sequencer function. The information listed in Table 3-2 is stored and itereated
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ALTERNATE "B" SELF TEST CONTROL MEMORY PROGRAM
117
Latch Cl senses and stores the "self-test" command and when current is sinked
into Cl-12, the power supply for the test sequencer is turned "on". Normally,
it is off to conserve power.
The transition of this latch causes the Al one-shot to issue a reset pulse to
normalize the conditions of the test sequencer during the "power-on" time.
Also, the reset lines of the astable clock Bl are released and the astable is
permitted to oscillate at 500 Hz. B2 is the address counter that increments the
steps of the control memory. The memory outputs control the remaining portions
of the sequencer to complete the tests. Two lines & and 8 carry inhibit controls to
stop the incrementing clock during the ISVC and IDVC subroutines. Here, the
tests cannot be completed within one clock period so the subroutine exercises
its test to completion before returning control to the control memory logic.
The CMOS latches that are set by gates B3 memorize the automatic shutdown of
the servo amplifier power interrupts.
Transistor A3 is used as a switch to stimulate the servo's with an analog voltage
when the data inputs are held at zero.
3.2.14.2 ISVC Test Subroutine Logic/Module No. 51; Location F2
This logic iterates all supervisory commands through the ISVC section while
permutating 31 encoder-inhibit combinations to verify its redundancy as well.
See Figure W. Latch C2/C3 holds the subroutine on until it is reset by the word
generator/counter A2. A shift register Bl is used to generate the timing and
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control for generating the clock, load and error-read pulses required for this
test. Shift register A3/X3 is loaded with each supervisory command and shifts
the words out to the forcing drivers located at E2. Device XI provides parity for
each word. Devices X4 and D4 with the peripheral gating logic shown with them,
provide the inhibit patterns for the ISVC decoder sections which are iterated for
each test word sent out. Each majority-voter-summer is interrogated for each
word and for each test of that word by the read-pulse that outputs on pin 11.
Device El provides a re-triggerable state to inhibit the control memory while
these tests or the IDVC tests are being conducted. The timing and control for
these tests are derived from the systems clock and end-of-word pulses. The
clock derivation sections of ISVC are permitted to continually operate even though
the word information is forced to be what the test routine makes it. In this way,
proper system timing is maintained.
3.2.14.3 ISVC Subroutine Test Encoder/Module No. 52; Location F6
This logic, shown in Figure 49, accounts for the ISVC failures. With each test
combination issued by the subroutine logic a read pulse permits interrogation of
the results of that test.
Shift register D2 and Cl establish which word is under test and that word is compared
with the state of the corresponding majority-voter-summer. A set of exclusive
Or's are Ored together by a diode set to insure that the word under test did get
issued by the majority-voter-summer.
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Two types of errors are recorded; those related to a failed ISVC channel and
those related to a failed decoder or majority-voter-summer set.
Counter E3/C3 records the number of errors that occur during the interations
of decoder-inhibit tests. Latch Al registers any number between one and
twenty seven. A counter decoded by X2 registers a continuous failure of a
word set including the encoder-inhibit operations. Counter E4 stores the
number of decoder/MVS failures and reports them in terms of a binary number
in increments of 1, 2,4, and 8. A small number of failures could be considered
transient failures caused by noise, etc. A large number of failures that are
repeatable would be indicative of hardware problems requiring maintenance.
It would be difficult to include sufficient diagnostic hardware to pin point the
exact failed hardware as apposed to the present method of indicating the existence
of a problem that is not normally seen because of redundancy compensation.
Where there is a specific channel failure in ISVC, the failed tests are recorded
in a set of latches A3, A4 and B4, and then are decoded in gates C4 and D4 to
indicate which channels have failed.
Both the MVS failures and the channel failures are reported as part of the status
word.
3.2.14.4 IDVC Test Subroutine Logic/Module No. 53; Location F3
Figure 50 shows the logic for the IDVC word test.
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This logic operates similarly to the ISVC system in that it continually generates
simulated words and forces them into the front end of the IDVC section.
Latch B1/D1 is set when the subroutine is commanded to start. Shift register
C2, counter X3/X4 and gates X2, B3, Dl and Bl develop the timing and control
such that the logic will output a new word in every other 20usec time frame.
Counter B4 and A4 develop the sequential data words which are loaded into shift
register A3 and shifted out through the forcing driver transistors. Each data
iteration actually covers the data word spectrum twice. The words start at
one-bit greater than zero or at the word (10000001). The counter counts up to
all ones (11111111) and then reverses direction and counts down to all zeros
(00000000) at which time it again reverses direction and counts up to one bit
less than zero or the word (01111111). Here, it stops until the next test iteration.
During the IDVC channel tests, each word is strobed and compared with the
actual word sent out. Shift register D4 stores the last word out and pin H carries
the read pulse.
During the linearity test, the total number of accumulated errors are stored and
the storage pulse for this test output on pin 8.
3,2.14.5 Test Sequencer 8 Bit Comparator/Module No. 56; Location F4
This module is used specifically for the servo linearity test. Each of A/D outputs
of the servo amplifier monitors are fed to this module to a multiplexer input. See
Figure 5l . The amplifier under test determines which information will be multi-
plexed in. The comparator portion is virtually identical to the 8-bit ±2-bit compa-
rators used in the servo amplifier verification system. The output of this comparator,
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however, is simple A=B or A B which outputs on pin T from an interface
transistor that brings the logic level back to 10 volts.
3.2.14.6 Servo Linearity & IDVC Encoder Multiplexer
The logic in Figure 52 details this function. Devices El and E2 compare the
IDVC information with the test word on each entry and the errors are counted
by D4 and recorded by the appropriately enabled latches Cl, C2 and B3. Gates
A4 and B4 decode the failed channel and the multiplexers XI, X2, X3 and X4
select the word that the information will be reported on. The servo linearity
test is recorded by reading the output of the 8-bit comparator and counting the
errors in E4. Gates B4, D2 and latches C3 and C4 record the errors count in
Al, A2 and A3. These are loaded in accordance with the servo under test and
the load pulse which is selected by gates E3.
The outputs are weighted to account for error numbers of 1, 64, 128 and 196
respectively. They are weighted this way because of the 512 comparisons made
during the linearity test. The error number is merely a gauge as to the amplifiers
performance and is not intended as a criteria for rejection.
Both status words which are issued as a result of the test sequencer operation
are multiplexed through the X devices. The inputs are labeled as to which informa-
tion is concerned with which word. The auxiliary connector pins A through V
correspond to bits 2 through 17 of the status words as displayed on the test set.
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3.2.14.7 Status Monitor Subroutine Logic/Module No. 54; Location F7
See Figure 53. This logic inhibits the Polar RZ Modulator so that no activity
gets out to the bus during the status monitor hardware test. It initiates a
"test word request" which is a preprogrammed test word of alternate ones
and zeros. This request dictates that the status monitor issue the test word
as if it were requested via the data bus or test set. At the same time that the
status monitor processes the test word, the subroutine logic issues a similar
word from shift register D3. The E4 exclusive Or's perform a direct bit-for
bit comparison on each of the words being issued from the four channels of
the status monitor, with exception to the polar RZ modulations. If errors occur
they are stored in latches Bl, B2, B3 and B4 and at the end of the test, the
information is shifted up to latches C4 and D4. The shift register C2, developes
the timing for this scheme and it also developes the timing for the load/send
commands to output the test sequencer results plus initiate the "end-of-test"
signal shuts the test sequencer function off and powers it down. The one-shot
A2 is triggered to provide approximately 20 seconds between issued test result
words. This time is offered to allow the test set operator to be able to manually
record the first word information before the second word erases it and is displayed.
The timing can be altered for automatic operation where the two words are sent in
successive 20usec time frames.
3.2.15 Status Monitor Timing and Control/Module No. 45; Locations F9, F10,
Fll and F12 (See Figure 54)




to handle the timing and control of the four channels of the status monitor function.
3.2.16 Status Monitor Multiplexer/Module No. 15; Locations E9, E10, Ell, E12,
G9, G10, Gil and G12. (See Figure 55)
Each multiplexer module is capable of multiplexing 6 8-bit words to one 8-bit output.
With the four modules, then, 6 16-bit words are selected and multiplexed into four
identical status monitor channels.
The design configuration is straight forward employing the CD4019 selector gates
with CD4025's used to further reduct the selections to eight outputs total.
3.2.17 Status Monitor Parity Generator and Shift Register/Module No. 14;
Locations E13 and G13
Figure 5"fe describes this logic which is comprised to two channels of parity test
and shift register storage each. Devices Cl and Dl are loaded with the sixteen
bit word and device El is loaded with the parity bit which is generated by the
parity tree D2, C2, B2 and A2. The first three bits of each word are fixed in
devices El and Bl. Each status monitor word is loaded and shifted out to the
polar RZ modulators identically in all four sections of the two modules.
3.2.18 Polar RZ Modulator/Module No. 16; Location F13
Figure 57 illustrates the four channel polar RZ modulators required for the
status monitor system. Each modulator is configured using the SN55325 core
memory driver device which is well suited to this modulator application. The
schematic illustrates the data and clock patterns and the composite output that
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3.2.19 Alternate "B" Power Supplies A, B, and C/Module No. 49; Locations H7
H9 and Hll
These power supplies are straight forward switching inverter designs to convert
the incoming 28VDC ±4VDC to the several voltages required by the system. Both
I.C. and transistor regulators are employed as shown in Figure 58.
The supplied 10VDC and 5VDC, as shown, is configured to track so that the 10VDC
supply is always higher than the 5 VDC even during the turn-on and turn-off cycles.
The 15 volt and 30 volt supplies are for the servo amplifiers and A/D converters
in the system. A separate supply is provided for each of the system channels;
4 redundant channels in the input/output and three channels of servo. Power
supplies A, B, and C serve three of the four I/O channels and the three servo
channels.
3.2.20 Alternate "B" Power Supply D/Module No. 50; Locations H13
This power supply is similar in design approach as the A, B and C supplies except
that it does not supply 30V and the 15 V required by the servos. Instead, it supplies
the fourth channel of the I/O channels plus it provides a controllable supply for the
test sequencer function. See Figure 59. A 10VDC @360ma and a 5VDC @2.8A are
provided for the test sequencer and a shutdown control inputs on pin 5. These
supplies are normally disabled until the test sequencer is commanded to operate.
It can be seen that the supplies do require rather high input and output power levels.
This would not be the case in the final design configuration which would be imple-
mented in CMOS/LSI throughout. Much of this breadboard configuration was an




rconfigurations, TTL was employed since it had a more versatile family at the
time. Consequently, the TTL hardware required more power, and of course,
larger power supplies. The design, now, can immediately be converted to CMOS/
LSI from the discrete design which would result in considerably less power required.
The only exercise remaining would be to redesign the power supplies for smaller
size but with the same controllability.
4.0 CONCLUSIONS
The Actuator Interface Unit(s) development program provided several conclusions
that are worthy of consideration. Some of these conclusions are interrelated and
some will deal with general practices relating these types of development efforts.
1. The design concept of Alternate "A" which was originated at
Huntsville, Alabama as the original "look and switch" concept has
been proven to be feasible and can be implemented. The breadboard
implementation is impractical even if the discrete components could
be densely packaged. However, the LSI implementation, which was the
intended end item, is definitely practical both in terms of size and power
consumption plus reliability.
2. Alternates "A" and "B" breadboards were intended to do two things;
prove the design concept and yield practical circuit designs in CMOS.
As stated, the program accomplished this intent. However, during the
construction phases of the hardware, it became obvious that some of the
circuit designs were impractical in the discrete format. Circuits such
as the Majority Voter Summer which would be simple in the LSI arena
became highly complicated in the discrete fashion - and expensive.
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Here, gate hardware, cheap in LSI, was employed at the maximum
to avoid the necessity of passive components which cannot be integrated
within an LSI chip.
Other circuits employed techniques which are not exact schematic
conversions to LSI because of the discrete hardware availability.
A five-input Or function, for instance, had to be fabricated from
many more gates in discrete format than would have been necessary
in LSI. This problem is the opposite extreme of the one stated above
which used gates in place of the apparent simplicity of passive devices.
Because of these kinds of factors, it is not practical to hardware
breadboard an LSI electrical design. Not mentioned is the obvious
propogation problems that arise in the large physical architectures
of the breadboard but would not exist in the small LSI package. The
problems are easily solvable but it occasionally required hardware
that causes the schematic to not be directly convertable. The conclu-
sion, then, is that there has to be a more practical method of proving
out an electrical design intended for LSI production. And there is.
Since the A. I. breadboard programs were undertaken, several companies
including ECI's parent company, NCR, have developed simulation programs
which library catalog CMOS devices according to their logic function
and their characteristics. Whole logic designs can be entered as if
they were constructed with these devices and test programs written
that simulate actual inputs and measure resultant outputs that do not
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suffer the imposing characteristics of discrete architecture.
Further failure modes can be iterated to determine the realistic
logic performance under these conditions. This technique would
be ideal for verifying redundant configurations that would ultimately
be fabricated in LSI form.
3. ECI undertook the breadboard construction with the intent to eliminate
the many problems that occur using the very large logic cards and
large amounts of back-plane wiring. This is a common fabrication
technique of complex breadboards because they are easily altered
and expanded as required. However, because of the wiring density
that ultimately occurs over the back-plane(s), noise immunity and
cross-coupling of signals often become serious enough that the boards
have to be relayed out to make the system perform. The system ECI
employed was to break the system down into modular designs using
the same wire-wrap technique but each module would perform as a
separate and often as a duplicate function. This is seen in the dis-
cussions of these various modules included in this report.
Basically, the idea was fruitful. Modular interchangeability became
an excellent tool for troubleshooting and the systems electrical
design was more orderly when thought of as a set of functional blocks.
Further, the physical back-plane wiring was less complex than if the
breadboard had been constructed on a single plane. The cards se-
lected were easily adapted to alteration for both i. c. 's and discrete
devices.
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However, one single problem continually threaded itself throughout
the fabrication function and that was edge connector reliability.
Because the cards were extracted over and over, the plating on
the connectors wore thin and would oxidize easily. This altered
the contact resistance sufficiently that many TTL crossovers simply
wouldn't work. The CMOS crossovers were virtually unaffected
because these devices do not have current sinking/sourcing input
criteria. If the crossover frequency was high, say, 1 MHz, then
often the pulse characteristics would change because of the CMOS
input capacity. However, even this kind of change did not always
alter the system performance.
A cure for this connector problem was not found during the course
of the program except that keeping the connectors clean was necessary.
Often, this would become troublesome because too much time was
spent on seeking the "latest fault point" that was interfering with
the more subtle problems concerning actual systems performance.
One conclusion that was drawn was that the edge-connector board that
was selected for the program was acceptable as a commercial quality
device as long as it was not over used or handled excessively. Unfort-
unately, these cards had to be handled "excessively" since they were
experimental designs. They are not, therefore, acceptable as bread-
board devices.
Now, this is not a problem that would happen on the single-plane
breadboard scheme. Here, virtually all interconnects are done right
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to the wire-wrap sockets which house the i. c. devices. Connectors
per se are at a minimum.
Although the solution to this problem is not immediately at hand
to be applied to the A.I. breadboard systems, ECI is presently
investigating the feasibility of applying certain lubricants to the
edge connector such as silicon grease. Preliminary testing has
revealed that the connector pressure is sufficient to "wipe" the
contact point clean for good contact but, at the same time, the
grease will migrate to protect the remaining portions of the contact
from corrosion build-up. The predictability of the effects of the
lubricant conductivity has not yet been determined and, of course,
this would adversely effect the cross-contact of devices - especially
CMOS since it has high impedance input characteristics.
A supplementary report will follow this final report when the solution









Second Order Runge-Kutta Derivation
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GUESS NEW VALUES OF STATE VARIABLES
X(l,l) = DX(2,1)*8 4- X(2,l)
X(l,2) = DX(2,2)/8 4 X(2,2)
X(l,3) * DX(2,3)*4 A X(2,3)
X(l,4) ^  DX(2,4)/8 •» X(2,4)
X(l,5) ^  DX(2r5)/8192 ^ X(2,5)
X(l,6) * DX(2,6)/8 4 X(2,6)
X(l,7) =• DX(2,7)/32 4-X(2,7)
INT
NOTE:
1. Implement all divisions
as shift right with
rounding
2 . X ( l , l ) , X ( 2 , l ) , X ( l , 3 ) ,
X(2,3) are double precision
(DP)




FIND INTERMEDIATE VARIABLES FROM







3. X(K, 3), X(K, 1), VI are DP
5. DPPLS is DP
6. Q is DP
= -2080 S = Q
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The following is the procedure used in determining the scaling require-
ments for the equation
(1) X ( 1 , 1 ) = X ( 2 , 1 ) + T *DX(2,1)
1 -8T is the time between samples or TJFC = 2 seconds
First the implicit scale for each of the variables must be determined.
Since the computer only does integer arithmetic, the absolute value of each
variable must be scaled in such a manner as to obtain maximum accuracy
in the 8 -bit processor.
Maximum values were obtained for each variable at an 8 degree input using
floating point arithmetic on the IBM 1130 computer. These are listed below
X(K,1) ^3.82
DX(K, 1) ^19.25
X(K, 1) is a double precision variable (16 bits) .
3.82 in = 3.643656Q = Oil. 1101000111101 0111001U o Z
For 16 bit accuracy, the binary word can be written as
0111101000im010 x 2"13£i
-13 will then be the implicit binary exponent for X(K, 1)
 %
Likewise, for DX(K, 1) (single precision 8 bits)
19.25in = 23. 20 = 010011. 0100 = 01001101. x 2~21U o L 2i
-2 will then be the implicit binary exponent for DX(K, 1) .
D-l
From equation (1) we write:
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1st card - "J"s punched in column 1-14
Object Deck
Last card - "L"s punched in column 1-14
E-13
APPENDIX F





By: T. E. Trebelhorn
M - MITE

































Mnemonic OP Code Summery
Mnemonic OP' Code Modifiers
SYMBOLIC COMMAND FORMATS
TYPE 1 (AND, ADD, INC, TC, SUB)
TYPE 2 . (SLL, SLA, SRL, SRA) .
TYPE 3 (LD, ST)
TYPE 4 (LL, LP)
TYPE 5 (Bl, BC, BN, BO, BP, Bl , B2, BZ)




TYPE 9 (W, NOP)
TYPE 10 (EOR, OR)
TYPE 11 (XI /, XC/, XN/, XO/, XP/, XI /, X2/, XZ/)
CARD FORMAT EXAMPLES
/- / • -MITE PSEUDO-OPERATION DESCRIPTIONS
PSEUDO-OP CARD FORMAT EXAMPLES
M -MITE COMMAND DESCRIPTIONS
C - 1 ADD
C - 2 AND
C - 3 BRANCH ON CONDITION (NOT) - BS (3S/)
C • 4 COUNT - CNT
C -- 5 COMPARE ACCUMULATOR - CPA
F-l
C -6 EXCLUSIVE OR - EOR
C - 7 INCREMENT - INC
C-8 JUMP - J
C - 9 LOAD - LD
C - 1 0 LINK - LK
C - l l . LOAD LITERAL - LL
C - 12 OR
C - 1 3 SHIFT LEFT ARITHMETIC - SLA
C-U SHIFT LEFT LOGICAL - SLL
C - 1 5 SHIFT RIGHT ARITHMETIC - SRA
C - 1 6 SHIFT RIGHT LOGICAL - SRL
C - 1 7 • ' STORE - ST
C - 1 8 SUBTRACT - SUB
C - 1 9 ' TWO'S COMPLEMENT - TC
C - 10 BRANCH AFTER EXECUTE - XS/
SOFTWARE IMPLEMENTED COMMANDS
C - 21 LOAD PAGE NUMBER - LP
C. - 22 NO-OPERATION - NOP
C - 23 WAIT - W
D - 1



























































ADD (OPERAND) TO (ACC .-(ACC)
AND (OPERAND) TO (ACC) -.--(ACC)
BRANCH IF SENSE SW 1 ON
BRANCH IF SENSE SW 1 OFF
BRANCH IF SENSE SW 2 ON
BRANCH IF SENSE SW 2 OFF
BRANCH IF CARRY BIT ON
BRANCH IF CARRY BIT OFF
BRANCH IF INTERRUPTS ACTIVE
BRANCH IF INTERRUPTS NOT ACTIVE
BRANCH IF NEC FLAG ON
BRANCH IF NEC FLAG OFF
BRANCH IF OVERFLOW FLAG ON
BRANCH IF OVERFLOW FLAG OFF
BRANCH IF PO5 FLAG ON
BRANCH IF POS FLAG OFF
BRANCH IF ZERO FLAG ON
BRANCH IF ZERO FLAG OFF
INCREMENT (REG)
BRANCH DIRECTLY IF (REG) jf 0
COMPARE (ACC)TO (OPERAND)
EXCLUSIVE OR (OPERAND) TO (ACC)-~
(ACC)















































































































NO OPERATION . 9
OR (OPERAND) TO (ACC)--*-(ACC) 10
SHIFT LEFT ARITHMETIC
(OPERAND)—(ACC) SHIFT 1 BIT LA 2
SHIFT LEFT LOGICAL
(OPERAND)-"-(ACC) SHIFT 1 BIT LL 2
SHIFT RIGHT ARITHMETIC
(OPERAND)-*-(ACC) SHIFT 1 BIT RA 2
SHIFT RIGHT LOGICAL
(OPERAND)-—(ACC) SHIFT 1 BIT RL 2
STORE (REG)—(OPERAND) 3
SUBTRACT (OPERAND) FROM (ACC)-—(ACC) 1
TWO'S COMPLEMENT
T.C. (OPERAND)-'—(ACC) . 1
WAIT 9
BRANCH AFTER EXECUTE S.S. 1 Of-i- 11
BRANCH AFTER EXECUTE S . S . 2 OFF 11
BRANCH AFTER EXECUTE CARRY FL.OFF 11
BRANCH AFTER EXECUTE INT FL. OFF 11
BRANCH AFTER EXECUTE NEC FL. OFF 11 ,
BRANCH AFTER EXECUTE OVERFLOW FL.-
OFF 11
BRANCH AFTER EXECUTE POS. FL. OFF 11































































































MICROMITE SYMBOLIC COMMAND FORMATS
TYPE 1 (Sec Example A)
^
Col 8 - 1 3 Six character symbolic tag used to define a location in
control memory







, 1 .) One-six character symbolic tag used to define the word
of storage memory to be used. If the OPERAND specified
is not within the range of directly addressable storage
memory, a page register must also be specified. This is
done by placing a 0, 1, oi 2 m parenthesis irrirnediafGiy
following the symbolic tag.
2.) Two hex character literal to specify the value to be
placed in the "D" field of this command.
All hex literals use Col. 28 - 29.
Col 31-39 MODIFIERS
RZ Register modifier used to define which register this command
will operate on.
Acceptable registers are:
RA A - Register
RB B - Register
RC C - Register
RD D - Register
This modifier must always be used.
F-6
B-2
Ml Command Modifier One
Three possibi l i t ies for Ml exist within the type 1
command code group
X Index mode to be used
MP Multiprecision mode
b If blank, no Ml or M2 is to be used.
M2 Command Modifier Tv/o
The same three modifiers used in Ml are also legal
for use in M2.
X Index mode
MP Multiprecision mode
b If blank, no M2 is to be used.
All modifiers must be separated by commas.
Col xl - 72 Comments
F-7
B-3
TYPE 2 (See Example B)
Col 8 - 1 3 (Same as for Type 1 )
Col 15 - i 7 Symbolic Operation Code
SLL Shift Left Logical
SLA Shift Left Arithmetic
SRL Shift Right Logical
SRA Shift Right Arithmetic
Col 20 - 29 OPERAND (Same as for Type 1)
Col 31 - 39 Modifiers
RZ Register Modifier used to define which register
this command v/ill operate on.
. ; Acceptable registers are:
RA A - Register
RB B Register
RC C - Register
RD D Register
This modifier must always be used.
No other modifier is valid for Type 2 OP Codes 1 .
Col 41 - 72 Comments
F-8
B-4
TYPE 3 (See Example C)
Col 8 - 1 3 (Same as for Type 1)
Col 1 5 - 1 7 Symbolic Operation Code
LD Load
ST Store
Col 20 - 29 OPERAND (Same as for Type 1)
Col 3 1 - 3 9 Modifiers
RY Register modifier used to define which register

















1 -. P n/i i c t r*r
Index Register
Interrupt Register
must always be used.
M3 Command modifier three
Two possibi l i t ies for M3 exist within the Type 3
command cede group.
X Index Mode
b If blank, no modifier
Col 41 - 72 Comments
F-9
B-5
TYPE 4 (See Example D)
Col 8 - 1 3 Ref. Label (Same as Type 1)
Col 15 -17 Symbolic Operation Code
LL Load Literal
LP Load Page
Col 20 - 29 OPERAND
1 .) One-six character symbolic tag used to specify
the address (or page) of control or storage
memory to be placed in the "D" field of this command.
2.) Two hex character literal to specify the value to •
be placed in the "D" field of this command.
. . . . . . = - . . A l l h e x literals u s e C o l 2 8 - 2 9 .
Col 3 1 - 3 9 Modifiers (Same as Type 3)
Col 41 - 72 Comments
F-10
B-6
TYPE 5 (See Example E) .
Col 8 - 1 3 Ref Label (Same as Type 1 ) .:
Col 1 5 - 1 7 Symbolic Operation Cede
Bl (Bl/) BR Interrupt Act ive (Not)
BC (BC/) BR Carry Set (Not)
BN (BN/) BR Neg (Not)
BO (BO/) BR Overflow Flag (Not)
BP (BP/) BR Positive (Not)
Bl (Bl/) BR Sense Switch 1 (Not)
B2 (B2/) BR Sense Switch 2 (Not)
BZ (BZ/) BR Zero (Not)
Col 20 29 OPERAND
1 .) One-six character symbolic tag used to specify
the address of control memory to be placed in
the "D" field of this command if the indirect
modifier is not set .
2.) One-six character symbolic tag used to specify
the address of storage memory to be placed in
the "D" f ield ot th is command it" the indirect
modifier is set. If a page register is used,
it must be specified by placing a 0, 1, or 2
in parenthesis immediately follov/ing the symbolic
tag.
3.) Two hex character literal to specify the value
to be placed in the "D" field of this command.
All hex. l i terals use Col 28 - 29.
Col 3: - 39 Modifiers
M4 Command Modifier Four
Two possibilit ies for M4 exist within the type 5
command code group.
I Indirect branch address
b " Direct branch address
CoM, - 72 Comments
F-ll
B-/
TYPE 6 (See Example F)
Co! 8 - 1 3 Ref Label (Same as Type 1 )
Col 1 5 -" 1 7 Symbolic Operation Code
J Jump (Unconditional)
.Col 2 0 - 2 9 OPERAND
1 .) One - six character symbolic tag used to specify
the absolute control memory address to be used by
this command.
2.) Three character hex literal used to specify the
absolute con.trol memory address to be used by
this command. This literal is placed in
Col 27 - 29.
. Col 4 1 - 7 2 Comments
F-12
B-8
TYPE 7 (See Example G)
Col 8 - 13 Ref Label (Same as Type 1)
Col 15 - I7 ' Symbolic Qperalion Code
LK Link
Col 20 - 29 OPERAND
1 .) One-six character symbolic fag used to define
the address of control memory to be placed in
the"D" field of this command.
2.) Two character hex literal used to specify the
value to be placed in the ''D'1 field of this command.
Two character hex literals use Col 28 - 29.
Col 31 39 Modifiers
RY Register Modifier used to define which register
this command wil l use.
Acceptable Registers are:
r\/-\ /-s
RB B - Register
RC C - Register
RD D Register
RE E - Extend Register
RL L Register
RX Index Register -
Rl Interrupt Register
M5 Command Modifier Five
D Disable Interrupt
b Blank, No Modifier
Col 41 - 72 Comments
F-13
B-9
TYPE 8 (See Example H)
Col 8 - 1 3 ' Ref Label (Same as Type 1)
Col 15 -17 Symbolic Operation Code
CNT Count
Col 20 - 29 OPERAND (Same as Type? )
Col 3 1 - 3 9 • ' Modifiers
RY . Register Modifier used to define which register
this command will operate on.
Acceptable registers are:
RA A - Register
RB B Register
RC C - Register





This Modifier must always be used,
No other modifier is valid for Type 8 OP Codes.
Col 41 - 72 Comments
TYPE 9 (See Example .1)
Col 8 - 1 3 Ref Label (Same as Type 1)
Col > 5 - 1 7 Symbolic Operation Code
W Wait
NOP No Operation
Col 20 - 29 OPERAND (none)
Col 3 1 - 3 9 Modifiers (none)
Col 41 - 72 Comments
F-14
B-10
TYIM: 10 (See Example J)
Col 8 - 1C Ref Label (Same as Type 1 )
Col 1 5 - 1 7 Symbolic Operation Code
. EOR Exclusive Or
OR OR
Col 20 - 29 OPERAND (Same as Type 1)
Col 31 - 3V Modifiers
RZ Register modifier used to define which register
this command will operate on.
Acceptable Registers are:
RA A - Register
RB B - Register
RC C - Register
RD D - Register
This Modifier must always be used.
M3 Command Modifier Three
X Index Mode
b If blank, no modifier
Col 41 - 72 Comments
TYPE 11 (See Example K)
Col 8 - 13 Ref Label (Same as Type 1)
Col 1 5 - 1 7 Symbolic Operation Code
Xl/ BR. AFTER EXECUTE S.SW. 1 OFF
X2/ BR. AFTER EXECUTE S.SW. 2 OFF '
X C / ' ' • B R . AFTER EXECUTE CARRY F L . O F F
Xl/ BR. AFTER EXECUTE INTERRUPT NOT ACTIVE
XN/ BR. AFTER EXECUTE OVERFLOW FL. OFF
XO/ . BR. AFTER EXECUTE OVERFLOW FL. OFF
XP/ BR. AFTER EXECUTE NOT POS.
XZ/ BR. AFTER EXECUTE ZERO FL. OFF
Col 2 0 - 2 9 OPERAND (Same as Type 7)
Col 31 • 39 Modifiers (None)
Col 41 - 72 Comments
F-15
B-12
ASSEMBLY LANGUAGE PSEUDO - OPERATIONS
DATA DEFINITIONS
BCI Insert the binary equivalence to the alpha-numeric characters in
the comment field (Col A]-72) into the first available contiguous
single page block of length equal to the decimal length of the
field as defined in Col 27 - 29 of the OPERAND field. (See
Example 1 )
BSS Block Save - The number of contiguous single page memory locations
(max. 64); as specified by the decimal value contained in Col 27 - 29
of the OPERAND field. (See Example 2)
DS Define Storage - Save one memory location. If a specific hex page-
displacement is defined in Col 37 - 39 of the modifier field, the
storage location wil l be defined at that location. If Col 37 - 39
are left blank, the next available memory location wili be used.
(See example 3)
DA Define Address Displacement. The displacement of the ref tag
defined in the OPERAND (Col 20-26) is stored in this memory
location. Address specification is me same as DS. (See Example 4}
DEC ' Insert the binary equivalent to the decimal value specified in
Col 27-29 of the O°ERAND field. Address specification is the same
as DS. (See Example 5)
ECU Use the same storage address for the term specified in the reference
field (Col 8-13) as the previously defined term listed in the OPERAND
• field (Col 20-26). (See. Example 6).
HEX Insert the hex value specified in Col 28-29 of the OPERAND field.
Address specification is the same as DS. (See Example 7)
ASSEMBLER CONTROL
ORG Origin - Set program counter to the hex value specified in Col 27-29
of the OPERAND field. (See Example 8)
END End of Assembly
F-16
/'. - MITE COMMAND DESCRIPTIONS
ABBREVIATIONS
0 Value in this Bit Position is Zero
1 Bit Value Position One Contains a One
2 Bit Value Position Two Contains a One
4 Bit Value Position Four Contains a One
8 Bit Value Position Eight Contains a One
$„ ~ , Branch Condition Modifier
o, /, I •
D D Field
D, . Displacement for Storage Memory Use
DR 1 Displacement for Control Memory Use
I 1 ) Interrupt Inhibit A/odifier
2) Instruction Counter
I Present Value of Instruction Counter
c
i I _j * » n I ik 4 t • r •L. indirect urcncfi iv tGui i ior
MP Multi-Precision Modifier
P~ . Page Register Specification Bits







X,MP,R2 R! P2 P1 D6 D5 D4 D3 D2 D] j
0
The contents of the location specified in the D Field is ADDED to the contents
of the Accumulator specified by R2 R] . If the Index Modifier is set, the con-
tents of the Index Register is SINGLE PRECISION ADDED to the Page Displace-
ment (Do - D]), before command execution. If the Multi-Precision Modifier
is set, the carry bit is added with both operands, enabling wide word arithmetic
capability.




O i D - ' T = l t
I ^ :X,MP, R 2 R ] P2 PI D6 D5 D4 D3 D2 Dr
V . . . ' ' "
0 4 8
The contents of the Accumulator specified by R2 R^ is ANDED with the
contents of the location specified in the D Field. If the Index Modifier
is set, the contents of the Index Register is SINGLE PRECISION ADDED
f.', the Page Displacement (D/ - D-i ), before command execution.
! AND (OPERAND) TO (ACC)-- <—(ACC)
F-19
C-3
1$ (BRANCH IF $)
' ( ' P 2 P 1 ~ D " 1 T = 2 t
C
 i"- $ 3 * 2 * 1 ! D8D7 D 6 D 5 D 4 D 3 D 2 D 1 \
0 4 8
Bf-/ (BRANCH IF NOT $)
D8D7
8
A branch occurs if the condition specified by $o $o S , is met. If the
L Modifier is set to O by using the M/ Op Code Modifier, the branch
address is loaded from the Page Disp. specified in the D Field. If the
MX Op Code Modifier is not used, the L modifier is set to 1_ and the


























































 B !0R R R 'L P D D°D D D D~ ^
0 4 8
The contents of the Special Register specified by Ro RO Rv is incremented by 1
and a direct branchto D is taken at I = I + 2t if the new value contained in
the Special Register is ^  0. The instruction immediately following the CNT
command is always executed regardless of the branch condition which occurs
at I = lc + 2t .
! (REG) +1- —-(REG) I'
t . . j' . • '
; Branch directly if (REG) ^0 • ;







 ;X, MP, R2 RJ P.
I '
0 4 8
Execution of the Compare Accumulator command causes the machine to subtract
the contents of the location specified in the D Field from the contents of the
accumulator specif ied by R2 R| in such a way that the arithmetic flags are set
but the contents of the accumulator and operand remain unaffected. !f the Index
ir.odifier is set, the content of the Index Register is SINGLE PRECISION ADDED
to 'ne page displacement (D^ - D^ ) before command execution. If the Multi-
Precision modifier is set, the zero flag can be used to indicate compare for v/ide
word capability.







D T = lt
Th° contents of the accumulator referenced by Ro RI is exclusive "OR"ed v/ith
the contents of the location specified in the D Field. If the Index modifier is
set, the contents of the Index Register is SINGLE PRECISION ADDED to the page
displacement (Do - D-i ) before command execution.
EXCLUSIVE OR







R 2 - R 1 P 2 P 1 D 6
8
T = It
The -_onfents of the location specified in the D Field is incremented by one and
placed in the accumulator specified by R? RI . If the Index Modifier is set,
the contents'of the Index Register is SINGLE PRECISION ADDED to the
Page Displacement (D. - D.) before command execution. If the multi-precision
me lifier is set, the carry bit is added to the conients of the addressed accumulator
and the increment is inhibited.





D T = 2t
0
The contents of the D Field is loaded into the L Register end the'lower half of the
Extend Register. This forces an unconditional Jump to any of the 4096 locations




! i D ' • ; .T = i
! 8 . X R 3 R 2 R , - ! P 2 ? 1 D 6 ° 5 D 4 D 3 D 2 D 1 I
0
The contents of the location specified in the D field is loaded into the special
register specif ied by £3 Ro R, . If the Index modifier is set, the contents of
the :ndex Register is SINGLE PRECISION ADDED to the Page Displacement
- Di ) before command execution. .
(OPERAiND)- «--(RtG)
_. . . .. ...i
1 . When the L Register is specif ied by Ro Ro R-i , a command execution delay
is caused, (i.e. T = 2t).
2. When the L Register is speci f ied by R« R_ R. and the Interrupt Register is
o L I




: I I D ' T = 2t
" | ' ' R 3 R 2 R 1 ; D 8 D 7 D 6 D 5 D 4 D 3 D 2 D 1 |
0 4 8
The contents of the L Register is stored in the special register specified by
R« R,., R. . The contents of D Field in the command word is placed in the
L Register. If the interrupt disable modifier is set to 1, interrupts are inhibited,
Thi$ command causes a direct branch to the location specified in the ' D' Field
while saving a return address in the special register specified by R^ R~ R. .
O £. \
(RL) :-




' 8 D 7 D 6
0 4 8
D 8 D 7 D D 5 D 4 D 3 D 2 D 1
The consents of the D Field in the command word is Loaded into the special
registei specified by R R R . If the Index Mod'ifier is set, the contents
of the Index Register is SINGLE PRECISION ADDED to the D Field of the
command word before the execution of the instruction.
OPERAND---*- (REG)
1 . «Vhen the L Register is specified by R~ R« R, , a common execution delay




j D ' T '= It
:X 0 R 0 R . : P,. P, D, Dr D, D. D0 D.i 2 1 ^ 1 6 5 4 3 2 1
0
The conlents of the accumulator referenced by R,, R. is "OR"ed with the contenis
ot the location specified in the D Field. If the Index modifier is set, the contenis
of t' ie Index Register is SINGLE PRECISION ADDHD to the Page Displacement
(D - D. ) before command execution. ,
6 1 .
OR
i (OPERAND) TO (ACC) - <~-(ACC)
F-29
C-13
SLA (SHIFT LEFT ARITHMETIC)
"• ! D
00 R 2 R } ; P2 VD5 D4 D3 D2
0 4
The contents of the location specified in the D Field is loaded into the accu-
mulctDr specified by R_ R. . The accumulator is then left shifted 1 bit position
W'th the right most bit position being zero filled.
F-30
:-i4
SI.L (SHIFT LEFT LOGICAL)
! ' • D 7 T =
I 3 '8 o R 2 R i p 2 p i D 6 D 5 ^ D 3 D 2 D i • : ; - • ; •
0 4 8 /
The rontents of the location specified in !'he_D. Field is loaded into the accumu-
lator specif ied by R_ R, . The accumulator is then left shifted 1 bit position
wi th rhe contents of the carry bit register being shi f ted into the right-most .
bit position. The bit shi f ted out of the accumulator is shi f ted into the Carry
bit Register enabling v/ide word shifh.
F-31
C-15








V P 1 D 6 D 5 D 4 D 3 D 2 D 1
T = It
The contents of the location specified in the D Field is loaded into the
accunulator specif ied by R« R. . The accumulator is then right shif ted





D T - It
8 4 P2 Pl °6 D5 D4 D3 D2
The contents of the location specified in llie D Field is loaded into the accumu-
laf->r specified by R? R. . The accumulator is then shif ted right 1 bit position
with the contents of the Carry Bit Register being shifted into the left most
bit position. The bit shifted out of the accumulator is shifted into the Carry Bit




• " D ~! T = It
; * i X l R 3 R 2 R i ; P 2 P l D 6 D o D 4 D 3 D 2 D l |
0 4 8
The contents of the special register addressed by R R R is stored in the location
o Z I
specified iri the D Field. If the Index Modifier is set, the contents of the
Index Register is SINGLE PRECISION ADDED to the Page Displacement (D - D )
before command execution.
(REG)- --—(OPERAND) ;
If the L Register is specified by the D Field, a command execution delay




.; ! D T - It
The contents of the location specified in the D Field is Subtracted from the contents
of the accumulator specified by R RI . If the Index Modifier is set, the contents of
the 'ndex Register is SINGLE PRECISION ADDED to the Page Displacement (D - D )
before command execution. If the Multi-Precisioh Modifier is set, the carry bit is
addec to the result.




! • j I D
! X 1 M P 1 R 2 R 1 P 2 P 1 D 6 D 5 D 4 D 3 D 2 D 1 !
6 ~ 4 8
The contents of the location specified in the D Field is Tv/o's Complemented and
placed in the accumulator specified by R~ R. . If the Index Modifier is set,
the contents of the Index Register is SINGLE PRECISION ADDED to the Page
Displacement before command execution. If the multi-precision modifier is set,
the :ero flag can be reset, but not set and the carry bit is added without forcing






X$/ (BRANCH AFTER EXECUTE, IF NOT $)'
' / -
! ' i . 8 $ 3 $ 2 $ l - ! b 8 D 7 - D 6 D 5 D 4 D 3 D 2 6 l ; . -
0 4 8
A di iuCt branch to the location specif ied in the D Field of this command .will
be executed after execution of the next instruction i immediately -following
the X$/ instruction, if the conditions $„ $~ $, specified for the branch are met,
If the conditions for the branch are not met, sequential command execution













































1 . Execute <i Branch Instruction
(i.e. Instruction at I - Ic + it is always executed.)
. . The branch will occur at I " Ic + 2l. «
F-37
ASSEMP'.ER IMPLEMENTED OPERATIONS
LP Load Page LL (Ref. Page No.)
NOP No Operation Load (RA) —*» (RA)




9 !„ . D T- I t
The LF operation is a software implemented command. When the LP Op-Gbc)e is
recogr ized, the assembler generates a Load Li tera l command with the page number
of the reference tag specified in the operand as the value contained in the D Field.




8 0 0 = 1t
0
The NOP operation is a software implemented command. When the NOP Op-Code
is recognized, the assembler generates a Load command such that location 0 of
scratch pad memory is loadedjinto location 0 of -scratch pad memory. The only
effect", of this operation are: 1 ) a one cycle delay in command execution
and / ) occupy one address of control memory such that the normal operation of the
program counter is not interrupted.




W WAIT ' - . . ' • • • - ; ' • •
|
 E I -D : T = 2l
0 4 • :
The Wait operation is a softy/are implemented command. When the Wait Op. Code
is recognized, the assembler generates a Jump .command'with, the D Field containing
the absolute address of the "Wait" instruction. This causes the CPU to cycle on
the "v-ait" instruction until the program counter (L Register) is al tered. (i.e.
Interrupt or reset) .
JUMP TO PRESENT ADDRESS






E 000 COL 7 BAD
E 100 NO EQU TAG
E 110 .,AD DATA DEF
E 120 BAD ADR. DEF
E 20C BAD OP CODE
E 300 BAD MOD AREA
E 310 BAD REG MOD
E 3; 0 BAD 2ND MOD
E 330 BAD 3RD MOD
E 340 TOO MANY MOD
E 40'j BAD OPERAND
E 500 BAD PAGE REG
1) Card Col. 7 must contain a "D" (for Data)
or a "C" (for Command) fo be a legal entry.
2) All "D" cards, must precede any "C" card
entry.
1) Program can't find Ref tag specif ied by
EQU Pseudo-Op
1) Illegal data definition or Pseudo-Op.
Program can not recognize operation specif ied.
1) Program can not find Ref tag specif ied.
1) 11 legal Op code specified.
1) Modifiers specified are off-col.
2) Illegal spacing in modifier area, (i.e.
No blanks allowed).
3) Missing commas (i.e. modifiers are separated
with commas).
4) Illegal modifier specified.
1) Illegal register modifier specified.
1) Illegal second modifier specified .
1) Illegal third modifier specified.
1) Too many rvodifiers specified for this Op-Corle,
1) Illegal operand specif ied.
1) Illegal page register specif ied in operand field
2) Illegal spacing in operand field.
F-42
D-2
C 600 BAo REF TAG
E 610 OUR REF TAG
E 700 BAD LITERAL
1) Program cannot find Ref, Tag specified in
operand fie id .
1) T h i s reference lag has been used at another
location.
1) Bad operand area for l iteral information.
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